EP0264691A2 - Générateur de signaux d'impulsions numériques et circuit régulateur de tension - Google Patents

Générateur de signaux d'impulsions numériques et circuit régulateur de tension Download PDF

Info

Publication number
EP0264691A2
EP0264691A2 EP87114416A EP87114416A EP0264691A2 EP 0264691 A2 EP0264691 A2 EP 0264691A2 EP 87114416 A EP87114416 A EP 87114416A EP 87114416 A EP87114416 A EP 87114416A EP 0264691 A2 EP0264691 A2 EP 0264691A2
Authority
EP
European Patent Office
Prior art keywords
gates
delay line
operating voltage
timing
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP87114416A
Other languages
German (de)
English (en)
Other versions
EP0264691B1 (fr
EP0264691A3 (en
Inventor
Charles Lawrence Davis
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Abbott Laboratories
Original Assignee
Abbott Laboratories
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Abbott Laboratories filed Critical Abbott Laboratories
Priority to AT87114416T priority Critical patent/ATE92203T1/de
Publication of EP0264691A2 publication Critical patent/EP0264691A2/fr
Publication of EP0264691A3 publication Critical patent/EP0264691A3/en
Application granted granted Critical
Publication of EP0264691B1 publication Critical patent/EP0264691B1/fr
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
    • G05F1/10—Regulating voltage or current
    • G05F1/46—Regulating voltage or current wherein the variable actually regulated by the final control device is dc
    • G05F1/462—Regulating voltage or current wherein the variable actually regulated by the final control device is dc as a function of the requirements of the load, e.g. delay, temperature, specific voltage/current characteristic
    • G05F1/466—Sources with reduced influence on propagation delay

Definitions

  • This invention relates generally to timing signal generator circuits and more specifically to such circuits in which the timing signals are also used to control the regulation of a supply voltage.
  • the inven­tion particularly relates to a circuit in which signals generated by a timing signal generator are used to auto­matically control the activation of loads which are used to regulate a supply voltage.
  • timing circuits when constructed of CMOS devices such as CMOS inventers, varies predictably with varia­tions in the supply voltage. Accordingly, it has been recognized that the interval between timing pulses or the frequency of such pulses provides an indication of the supply voltage level and can be used by conventional voltage regulators as a control parameter to regulate the supply voltage. See, for example, Hashimoto U.S. Patent No. 4,358,728.
  • timing signal generator circuit that gener­ates multiphasic timing signals while regulating the operating or supply voltage of the circuit.
  • a digital timing signal generator and voltage regulator circuit in which in broad form a timing signal generator generates timing signals having timing relationship related to the level of the operating voltage, and a regulator circuit connected to the timing signal generator responds to the timing relationship of the timing signals to load the operating voltage in order to regulate it.
  • the timing generator propagates a signal at a rate related to the level of its supply voltage to generate at least one timing signal.
  • gates are activated to selectively load the supply voltage in order to regulate it.
  • a delay line propagates signals to generate at least one timing signal.
  • a plurality of gates having inputs connected to selected stages of the delay line receive selected timing signals. When the signals overlap, the gates are activated and load means connected thereto load the supply voltage to regulate it.
  • a circuit continuously propagates a signal to generate at least one timing signal.
  • the circuit is arranged and constructed to consume current in approximately a square relationship with increases in its supply voltage in order to regulate the voltage.
  • FIG. 1 gener strictlyally illustrates the preferred form of the invention which broadly comprises a timing signal generator such as a delay line 5 and an associated delay line decode and voltage regulator 6 which receives and is reponsive to the generated timing signals.
  • the delay line 5 and voltage regulator 6 are fabricated along with a signal detect and power circuit 2 and various logic circuits 4 in an integrated circuit chip (IC).
  • IC integrated circuit chip
  • the IC is suitably fabricated using conventional CMOS fabrication processes known to those skilled in the art.
  • the IC receives its operating power from an external control logic circuit 7 which is powered by its own power supply.
  • the control logic circuit 7 includes conventional circuitry for generating and transmitting a power/timing signal V IN , on an output 8.
  • the power/timing signal V IN comprises a carrier signal modulated with digital pulses having predetermined nominal frequency, ampli­tude, and duty cycle.
  • Such control logic circuitry is conventional and does not comprise part of the present invention. See, for example, the circuits described in the various United States Patents cited above.
  • the power/timing signal V IN is input to the IC on a signal input terminal 8a.
  • the output 8 of the control logic circuit 7 and the signal input terminal 8a of the IC are preferably isolated by inductive coupling, although capacitive, resistive, or optical coupling may also be employed. However, whatever coupling arrangement is used should preferably have a relatively high resistance component compared to the input resistance of the IC. Thus, in the case of in­ductive coupling, for example, a low efficiency coupling is preferred.
  • the signal input 8a is connected to an input of the signal detect and power circuit 2.
  • the signal detect and power circuit 2 detects the digital pulses on the modulated carrier and serially outputs corresponding digital pulses on line 3. At the same time, it also derives from the modulated carrier a supply or operating voltage V REG which is conducted to the supply inputs of the delay line 5, the voltage regulator 6, and the various logic circuits 4 on line 1.
  • the signal detect and power circuit 2 is a conventional circuit and is familiar to those skilled in the art. One form of the circuit that is particularly preferred for use with the present in­vention is described and illustrated in the applicant's co-pending U.S. Application Serial No. 818,469 filed January 13, 1986.
  • the delay line 5 receives the digital pulses on line 3 and generates multiphasic timing signals therefrom.
  • the timing signals are received and used by the various logic circuits 4 to carry out their respec­tive logic functions.
  • the timing signals are also received by the voltage regulator 6 which decodes them and, if necessary, loads the operating voltage V REG with a predetermined load in order to regulate and reduce it to a predetermined nominal value.
  • the delay line may also output one of the digital timing signals on an output terminal 9a to an input 9 of the control logic 7.
  • the output 9a and input 9 are preferably isolated as described above.
  • the digital timing signal on lines 9 and 9a can share the isolation means with the power/timing signal on lines 8 and 8a.
  • the control logic 7 may determine the delay between output pulses on line 8 and timing pulses on the input 9 as an indication of the operating voltage V REG and use this data to provide additional regulation by altering the width of the encoded digital pulses or the amplitude of the power/timing signal V IN on output 8.
  • the control logic 7 may also use the signals on line 9 to regulate the frequency of the encoded digital pulses on output 8.
  • FIG.2 schematically illustrates a delay line timing signal generator and first order voltage regu­lator circuit comprising one preferred embodiment of the invention.
  • the delay line 5 preferably comprises series-connected CMOS inverters 10-60 not all of which are shown due to space limitations.
  • the delay line 5 produces multiphasic timing signals. Representative of these signals are signals T1, T5, T8, T10, and T15, each having different phase, at the outputs of inverters 10, 14, 17, 19, and 24 respectively.
  • Gates 61-102 inclusive and resistors 103-144 inclusive comprise a first order voltage regulator 6. Each gate 61-102 has a corresponding resistor 103-144 respectively connected between its output terminal and ground.
  • the inputs of the gates 61-102 are preferably connected to the delay line 5 in such a way that they are distributed along its length and are activated sequentially.
  • the inputs are also preferably connected to the delay line 5 in such a way that the input signals to each gate have the same relative delay between them so that all of the gates are activated and deactivated at the same supply or operating voltage level.
  • one input of the AND gate 61 is connected to the input 3 of the delay line 5 at the input of the inverter 10.
  • the other input of the AND gate 61 is connected to the output of the inverter 19.
  • the inputs of the NOR gate 62 are connected to the out­ puts of the inverters 10 and 20 respectively.
  • the in­puts of the AND gate 63 are connected to the outputs of the inverters 11 and 21 respectively.
  • the inputs of the NOR gate 64 are connected to the outputs of the in­verters 12 and 22, and so on with the inputs of the last AND gate 101 being connected to the outputs of the inverters 49 and 59, and the inputs of the last NOR gate 102 being connected to the outputs of the inverters 50 and 60.
  • gates connected to the outputs of odd stages of the delay line 5, i.e. gates 62, 64, 66, 68, and so on through gate 102 are NOR gates whereas gates connected to outputs of even stages of the delay line 5, i.e. gates 61, 63, 65, 67, and so on through gate 101 are AND gates.
  • Typical operating para­meters which will be assumed in the following descrip­tion are as follows: a nominal pulse frequency of 100 kHz; and a nominal circuit operating voltage of 2.5 V.
  • a typical propagation delay of a typical CMOS inverter is approximately 100 nS. Accordingly, given the nominal pulse frequency of 100 kHz, in order to ensure that only one pulse is propagating through the delay line 5 at any time, the delay line 5 must have at least 51 in­verters as illustrated in the figures.
  • the nominal duty cycle of each encoded digital pulse is determined by the relative delay time between input signals to each of the gates 61-102.
  • a per gate propagation delay of approximately 100 nS and a ten (10) inverter delay between input signals as shown in FIG. 1 corresponds to a digital pulse having a nominal on-time of 1 ⁇ S.
  • the input signal V IN is at or near its nominal level, i.e. the level at which the gates 61-102 are on the edge of being activated, increases in the on-time of the pulses reduces V REG while decreases have no effect.
  • the input signal V IN exceeds its nominal value and is within the range requiring regulation, increases in the width of the pulses reduce V REG while decreases increase V REG , both approximately linearly.
  • the number of gates of delay between input signals to the gates 61-102 should be correspondingly increased or decreased as appropri­ ate for optimum performance as described above.
  • Another consideration in selecting the appropriate nominal duty cycle is that the duty cycle affects the energy per cycle delivered to the circuit. Also, a longer digital pulse on time results in more control and better control resolution over the operating voltage.
  • the resistors 103-144 are selected based upon the particular application of the circuit embodying the invention. In order for the circuit to provide suffi­cient regulation of the operating voltage, the resist­ors should be selected so that when the gates 61-102 are activated, the circuit becomes the major current drawing portion of the passive circuitry with which it is associated. However, the delay line decode and voltage regulator circuit 6 obviously should not draw so much current that it lowers V IN to a level that renders the associated circuitry 4 inoperative. Within these parameters, the specific values of the resistors 103-144 are selected based on the input impedance of the associated circuitry, the number of resistors to be used, and the amount of loading required to achieve the desired regulation. For example, resistors having values ranging from 500-2000 ohms have been found suitable.
  • each digital pulse transmitted by the logic control circuit 7 is input to the inverter 10 of the delay line 5.
  • the pulse is inverted and delayed by each inverter as it propagates down the delay line 5.
  • the output pulses of stages 10-51 are input to first terminals of corresponding gates 61-102 respectively. Even stages output positive pulses while odd stages output inverted pulses.
  • the output pulses of stages 19-60 are input to second terminals of the gates 61-102 respectively.
  • the logic high pulse input to the inverter 10 is also input to one terminal of the AND gate 61.
  • the same uninverted signal delayed by ten inverters appears at the output of inverter 19 and is connected to the other input ter­minal of AND gate 61.
  • inverter 10 is input to one terminal of NOR gate 62.
  • inverted pulse delayed by ten inverters is output by inverter 20 to the other terminal of the NOR gate 62.
  • inverter 20 is input to the inputs of the remaining gates 63-102.
  • the operating voltage V REG increases and the propagation delay of the delay line inverters 10-60 decreases correspondingly.
  • the propagation delay decreases until a point is reached at which the delayed pulses reach the second input terminals of the corresponding gates 61-102 before the undelayed pulses on the first input terminals have changed state. In other words, the pulses overlap at the inputs to the gates. When this occurs, the outputs of the gates 61-102 go high and current is drawn through the corresponding resistors 103-144 to ground, thus loading the power supply of the logic circuit 7.
  • the voltage regulator circuit 6 draws most of the current supplied by the control logic circuit's power supply. In this way, the circuit embodying the invention inherently regulates and reduces the level of the operating voltage V REG .
  • the regulator circuit 6 loads the power supply over an increasing percentage of each pulse.
  • successive gates become activated simultaneously. Since the load resistances connected to the outputs of these gates are in parallel, the total resistance presented to the operating voltage is reduced and the voltage is loaded even further.
  • the preferred embodiment thus provides progressive voltage regulation as a function of the level of the operating voltage.
  • the pulse pro­pagating through the delay line 5 may also be fed back from the output of an inverter, such as inverter 27 to the input 9 of the control logic circuit 7.
  • the con­trol logic circuit 7 can determine the value of the delay line delay by detecting the interval between output and input pulses on lines 8 and 9, respectively using a conventional edge-activated counter, for example. Since this interval is a function of the operating voltage V REG , the control logic circuit 7 can use the delay information to provide additional voltage regulation if needed or desired, for example, by varying the width of the encoded pulses or the ampli­tude of the transmitted signal or both.
  • the signals on the first and second input terminals of all of the gates 61-102 have the same number of gates of delay between them, all of the gates 61-102 are activated at the same supply voltage level. However, since the inputs of the gates 61-102 are distributed along the length of the delay line 5, the gates are activated sequentially rather than simul­taneously. As a result, the preferred circuit embody­ing the invention does not draw a large amount of current instantaneously when the gates 61-102 are activated but rather continuously loads the power sup­ply. Such an arrangement is preferred to minimize the possibility of large, sudden rises or drops in the out­put of the power supply.
  • FIG. 3 illustrates a delay line timing signal generator and second order voltage regulator circuit which comprises another preferred embodiment of the in­vention.
  • the delay line 145 is comprised of series connected inverters 150-200 numbered consecutively from left to right in the figure.
  • Representative timing signals T1, T5, T8, T10, and T15 are provided at the outputs of inverters 150, 154, 157, 159 and 164 re­spectively as in the delay line 5 of FIG. 1.
  • the second order voltage regulator 146 includes a first level of gates 201-242 and associated load resistors 243-284 which are numbered consecutively from left to right in the figure. Due to space limitations, not all of the inverters, and first level gates and load resistors are illustrated.
  • the gates 201-242, in­verters 150-200, and load resistors 243-284 correspond identically to the gates 61-102, inverters 10-60, and load resistors 103-144 respectively of FIG. 1 and are interconnected in exactly the same manner as described above with respect to FIG. 1.
  • the second order voltage regulator 146 includes a second level of gates 285-324 and corre­sponding load resistors 325-364, which are numbered consecutively from left to right in the figure. Not all of the second level gates and load resistors are illustrated due to space limitations.
  • the resistors 325-364 are connected between the outputs of the gates 285-324 respectively and ground.
  • the gates 285, 287, 289 and so on through 323 have inputs connected to outputs of even stages of the delay line 145 and are AND gates.
  • the gates 286, 288 and so on through 324 have inputs connected to outputs of odd stages and are NOR gates.
  • the input terminals of the gates 285-324 in the second level are connected to the inverters 150-200 so that there is a twelve-gate delay between the input signals.
  • the input terminals of the first gate 285 are connected to the input of the inverter 150 and to the output of the inverter 161.
  • the input terminals of the second gate 286 are connected to the outputs of the inverters 150 and 162.
  • the inputs of the gate 287 are connected to the outputs of the in­verters 151 and 163, and so on with the inputs of the last gate 324 being connected to the outputs of the inverters 188 and 200.
  • the first level gates 201-242 are activated to load the power supply of the logic control circuit 7 at a first voltage level exceeding the nominal value of the operating voltage V REG as described above with respect to the circuit of FIG. 1.
  • the second level gates 285-324 are activated at a second higher voltage level to provide additional, progressive loading of the power supply and further inhibit any increase in the operating voltage V REG .
  • the voltage levels that trigger activation of the first and second level gates 201-242 and 285-324 respectively depend on the nominal operating voltage value selected, the propagation delay of the inverters, and the number of gates of delay selected between the gate input signals. The greater the selected delay, the greater the voltage level required for activation. In the em­bodiment of FIG.
  • the second level gates 285-324 are progressively activated at an input voltage level only slightly greater than that required to activate the first level gates 201-242.
  • FIG. 4 illustrates a delay line timing signal generator and third order voltage regulator circuit which comprises yet another preferred embodiment of the invention.
  • the delay line 375 comprises series-­connected inverters 400-450 which are numbered consecu­tively from left to right in the figure.
  • Representative timing signals T1, T5, T8, T10, and T15 are provided at the outputs of inverters 400, 404, 407, 409, and 414.
  • the third order voltage regulator 376 contains three levels of gates and associated load resistors, which are numbered consecutively in each level from left to right in the figure. Not all of the gates, resistors, and inverters are illustrated due to space limitations.
  • the first level comprises gates 451-492 and associated load resistors 493-534 which are connected between the outputs of gates 451-492 respectively and ground.
  • the second level comprises gates 535-574 and load resistors 575-614 which are connected between the outputs of the gates 535-574 respectively and ground.
  • the third level comprises gates 620-657 and load resis­tors 658-695 which are connected between the outputs of the gates 620-657 respectively and ground.
  • the first level gates 451-492 and load resis­tors 493-534 correspond identically to the first level gates 201-242 and load resistors 243-284 of the circuit of FIG. 3, and the first level gates 61-102 and load resistors 103-144 of the circuit of FIG. 1.
  • the second level gates 535-574 and load resistors 575-614 correspond identically to the second level gates 285-324 and load resistors 325-364 of the circuit of FIG. 3.
  • the first and second level gates 451-492 and 535-574 respectively and load resistors 493-534 and 575-614 respectively are interconnected with the delay line 375 in exactly the same manner as their counterpart devices described above with respect to FIGs. 1 and 3.
  • the third level gates 620-657 are inter­connected with the inverters 400-450 of the delay line 375 so that there is a fourteen-gate delay between the digital pulse signals at the first and second input terminals of each gate 620-657.
  • the input terminals of the first gate 620 are connected to the input of the inverter 400 and to the output of the inverter 413.
  • the input terminals of the second gate 621 are connected to the outputs of the inverters 400 and 414.
  • the inputs of the third gate 622 are connected to the outputs of the inverters 401 and 415, and so on with the inputs of the last gate 576 being connected to the outputs of the inverters 436 and 450.
  • the gates 620, 622, 624 and so on through gate 656 have inputs connected to outputs of even stages of the delay line 375 and are AND gates.
  • the gates 621, 623 and so on through gate 657 have inputs connected to outputs of odd stages of the delay line 375 and are NOR gates.
  • the first level gates 451-492 are activated to load the power supply at a first voltage level exceeding the nominal operating voltage value.
  • the second level gates 535-574 are activated to further load the power supply at a second slightly greater voltage level. Because the delay between the input pulses to the third level gates 620-657 is two gates greater than the delay between the input pulses to the second level gates 535-574, the third level gates 620-657 are activated at a third voltage level which is slightly greater than the level necessary to activate the second level gates 535-574.
  • the three level regulation provides even more progressive voltage regulation than the first and second level embodiments.
  • the preferred second and third order regulator embodiments are made even more progressive by reducing the values of the load resistors in each level.
  • the third level load resistors preferably have lower values than the second level load resistors which have lower values than the first level load resistors.
  • the second and third level load resistors load the supply voltage more heavily than the first level load resistors. As a result, progressive regulation is obtained even if the second and third level gates are activated only very briefly.
  • FIG. 5 A preferred variation on the basic form of the circuit embodying the invention is illustrated in FIG. 5.
  • gates 752-793 and corresponding load resistors 793-834 both numbered consecutively from left to right in the figure, comprise a first order voltage regulator which is interconnected with the delay line 700 and which operates in the same manner described above with respect to FIG. 1.
  • a number of the series-connected in­verters making up the delay line 700 are replaced by NAND gates.
  • in­verters 50, 52, 54, 56, 58, and 60 are replaced with NAND gates 741, 743, 745, 747, 749, and 751 respec­tively.
  • each NAND gate 741, 743, 745, 747, 749, and 751 is connected to the output of the preceding inverter 740, 742, 744, 746, 748, and 750 respectively.
  • the other input of each NAND gate 741, 743, 745, 747, 749, and 751 is connected to the input 3 of the delay line 700.
  • CMOS ring oscillator 900 comprised of multiple CMOS inverters will consume current in ap­proximately a square law relation with variations in operating voltage, at least over the typical operating range of the CMOS devices. In other words, if the operating voltage doubles, the current consumed by the ring oscillator 900 approximately quadruples.
  • a ring oscillator 900 having the same number of stages as any of the preferred circuits previously described, will not consume nearly as much current over its normal opera­ting range as will the gates and load resistors of the previously described circuits. Accordingly, the ring oscillator embodiment may only be useful as a regulator in circuits rated for much lower current consumption. In larger circuits, for the ring oscillator to draw sufficient current to have a suitable regulation effect, it would have to have a much larger number of stages than the embodiments described above. Accordingly, the ring oscillator embodiment constitutes a less preferred alternative for such applications.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Electromagnetism (AREA)
  • General Physics & Mathematics (AREA)
  • Radar, Positioning & Navigation (AREA)
  • Automation & Control Theory (AREA)
  • Pulse Circuits (AREA)
  • Electrophonic Musical Instruments (AREA)
  • Control Of Eletrric Generators (AREA)
  • Electrical Discharge Machining, Electrochemical Machining, And Combined Machining (AREA)
  • Logic Circuits (AREA)
  • Oscillators With Electromechanical Resonators (AREA)
  • Manipulation Of Pulses (AREA)
  • Control Of Electrical Variables (AREA)
EP87114416A 1986-10-23 1987-10-02 Générateur de signaux d'impulsions numériques et circuit régulateur de tension Expired - Lifetime EP0264691B1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
AT87114416T ATE92203T1 (de) 1986-10-23 1987-10-02 Digitalimpulssignalgenerator und spannungsreglerkreis.

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US92238986A 1986-10-23 1986-10-23
US922389 1986-10-23

Publications (3)

Publication Number Publication Date
EP0264691A2 true EP0264691A2 (fr) 1988-04-27
EP0264691A3 EP0264691A3 (en) 1989-05-24
EP0264691B1 EP0264691B1 (fr) 1993-07-28

Family

ID=25446966

Family Applications (1)

Application Number Title Priority Date Filing Date
EP87114416A Expired - Lifetime EP0264691B1 (fr) 1986-10-23 1987-10-02 Générateur de signaux d'impulsions numériques et circuit régulateur de tension

Country Status (7)

Country Link
EP (1) EP0264691B1 (fr)
JP (1) JPS63121315A (fr)
AT (1) ATE92203T1 (fr)
AU (1) AU599711B2 (fr)
CA (1) CA1284826C (fr)
DE (1) DE3786741T2 (fr)
ES (1) ES2043628T3 (fr)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10024783A1 (de) * 2000-05-19 2001-11-22 Micronas Munich Gmbh Digitaler Taktgenerator
US7271558B2 (en) 2003-07-22 2007-09-18 Siemens Aktiengesellschaft Method for the generation of electrical pulses

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20220407506A1 (en) * 2021-06-10 2022-12-22 Microsoft Technology Licensing, Llc Clock monitor

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3445752A (en) * 1965-07-19 1969-05-20 Patelhold Patentvertungs Und E Direct current regulated power supply
EP0012839A1 (fr) * 1978-12-22 1980-07-09 International Business Machines Corporation Méthode et dispositif d'ajustement des différents retards de plaquettes semiconductrices par un changement de la tension de service
GB2050097A (en) * 1979-04-10 1980-12-31 Citizen Watch Co Ltd Voltage control circuit
US4445083A (en) * 1981-08-26 1984-04-24 Honeywell Information Systems Inc. Integrated circuit compensatory regulator apparatus

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3445752A (en) * 1965-07-19 1969-05-20 Patelhold Patentvertungs Und E Direct current regulated power supply
EP0012839A1 (fr) * 1978-12-22 1980-07-09 International Business Machines Corporation Méthode et dispositif d'ajustement des différents retards de plaquettes semiconductrices par un changement de la tension de service
GB2050097A (en) * 1979-04-10 1980-12-31 Citizen Watch Co Ltd Voltage control circuit
US4445083A (en) * 1981-08-26 1984-04-24 Honeywell Information Systems Inc. Integrated circuit compensatory regulator apparatus

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10024783A1 (de) * 2000-05-19 2001-11-22 Micronas Munich Gmbh Digitaler Taktgenerator
DE10024783C2 (de) * 2000-05-19 2002-05-08 Micronas Munich Gmbh Digitaler Taktgenerator
US7339412B2 (en) 2000-05-19 2008-03-04 Micronas Gmbh Digital clock generator
US7271558B2 (en) 2003-07-22 2007-09-18 Siemens Aktiengesellschaft Method for the generation of electrical pulses

Also Published As

Publication number Publication date
DE3786741T2 (de) 1993-11-11
AU599711B2 (en) 1990-07-26
JPS63121315A (ja) 1988-05-25
AU7988787A (en) 1988-04-28
ES2043628T3 (es) 1994-01-01
DE3786741D1 (de) 1993-09-02
ATE92203T1 (de) 1993-08-15
CA1284826C (fr) 1991-06-11
EP0264691B1 (fr) 1993-07-28
EP0264691A3 (en) 1989-05-24

Similar Documents

Publication Publication Date Title
EP0737906B1 (fr) Système d'alimentation et méthode pour fournir une tension d'alimentation à un ordinateur
JP3547854B2 (ja) 駆動電流調整機能付きバッファ回路
CN100511098C (zh) 一种用于大规模数字集成电路中的自适应电压定标时钟发生器及其工作方法
US5894423A (en) Data processing system having an auto-ranging low voltage detection circuit
US5719534A (en) Semiconductor integrated circuit having low power consumption oscillator
JP2527267B2 (ja) 非接触型可搬担体
US20150063042A1 (en) Regulation circuit for a charge pump and method of regulation
US5227672A (en) Digital clock selection and changeover apparatus
US6300810B1 (en) Voltage down converter with switched hysteresis
US5077488A (en) Digital timing signal generator and voltage regulation circuit
JPH11127547A (ja) 電源ユニットのオン／オフ制御装置
US6014051A (en) Current compensated clock for a microcircuit
EP0264691A2 (fr) Générateur de signaux d'impulsions numériques et circuit régulateur de tension
US6847198B2 (en) Frequency sensing voltage regulator
US5754037A (en) Digitally adaptive biasing regulator
US4535305A (en) Transmission gate relaxation oscillator having comparator
KR100232783B1 (ko) 배터리 전원형 전자 디바이스를 위한 전압 제어장치
EP1483788B1 (fr) Schema d'echelle a tension dynamique destine a un agencement de differentiateur de tension monte sur une puce
US4916332A (en) Timing and supply bias circuit using one capacitor
US5391927A (en) Apparatus for improving rise characteristics of direct current power supply
CN113111030B (zh) 一种片上系统及其控制方法
US11223221B2 (en) Power management
JP3460802B2 (ja) 半導体装置
JP2003332891A (ja) オシレータ回路、該オシレータ回路を備えた半導体装置および半導体記憶装置、および該オシレータ回路の制御方法
EP1654629B1 (fr) Modification de signaux de synchronisation produits par un circuit integre

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): AT BE CH DE ES FR GB IT LI NL

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): AT BE CH DE ES FR GB IT LI NL

17P Request for examination filed

Effective date: 19890722

17Q First examination report despatched

Effective date: 19910213

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AT BE CH DE ES FR GB IT LI NL

REF Corresponds to:

Ref document number: 92203

Country of ref document: AT

Date of ref document: 19930815

Kind code of ref document: T

REF Corresponds to:

Ref document number: 3786741

Country of ref document: DE

Date of ref document: 19930902

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 19930917

Year of fee payment: 7

Ref country code: AT

Payment date: 19930917

Year of fee payment: 7

ET Fr: translation filed
ITF It: translation for a ep patent filed
PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: BE

Payment date: 19931012

Year of fee payment: 7

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 19931013

Year of fee payment: 7

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: ES

Payment date: 19931014

Year of fee payment: 7

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 19931026

Year of fee payment: 7

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: NL

Payment date: 19931031

Year of fee payment: 7

REG Reference to a national code

Ref country code: ES

Ref legal event code: FG2A

Ref document number: 2043628

Country of ref document: ES

Kind code of ref document: T3

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: CH

Payment date: 19940104

Year of fee payment: 7

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed
PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: AT

Effective date: 19941002

Ref country code: GB

Effective date: 19941002

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: ES

Free format text: LAPSE BECAUSE OF THE APPLICANT RENOUNCES

Effective date: 19941003

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CH

Effective date: 19941031

Ref country code: BE

Effective date: 19941031

Ref country code: LI

Effective date: 19941031

BERE Be: lapsed

Owner name: ABBOTT LABORATORIES

Effective date: 19941031

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Effective date: 19950501

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 19941002

NLV4 Nl: lapsed or anulled due to non-payment of the annual fee
PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Effective date: 19950630

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Effective date: 19950701

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

REG Reference to a national code

Ref country code: ES

Ref legal event code: FD2A

Effective date: 20001102

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20051002