EP0255844B1 - Sources d'alimentation comportant un amplificateur magnétique de régulation de la tension - Google Patents

Sources d'alimentation comportant un amplificateur magnétique de régulation de la tension Download PDF

Info

Publication number
EP0255844B1
EP0255844B1 EP19860110982 EP86110982A EP0255844B1 EP 0255844 B1 EP0255844 B1 EP 0255844B1 EP 19860110982 EP19860110982 EP 19860110982 EP 86110982 A EP86110982 A EP 86110982A EP 0255844 B1 EP0255844 B1 EP 0255844B1
Authority
EP
European Patent Office
Prior art keywords
voltage
winding
core
reactor
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
EP19860110982
Other languages
German (de)
English (en)
Other versions
EP0255844A1 (fr
Inventor
Jerry Kyle Radcliffe
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to US06/762,648 priority Critical patent/US4642743A/en
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Priority to EP19860110982 priority patent/EP0255844B1/fr
Priority to DE8686110982T priority patent/DE3671553D1/de
Publication of EP0255844A1 publication Critical patent/EP0255844A1/fr
Application granted granted Critical
Publication of EP0255844B1 publication Critical patent/EP0255844B1/fr
Expired legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
    • G05F1/10—Regulating voltage or current
    • G05F1/12—Regulating voltage or current wherein the variable actually regulated by the final control device is ac
    • G05F1/32—Regulating voltage or current wherein the variable actually regulated by the final control device is ac using magnetic devices having a controllable degree of saturation as final control devices
    • G05F1/34—Regulating voltage or current wherein the variable actually regulated by the final control device is ac using magnetic devices having a controllable degree of saturation as final control devices combined with discharge tubes or semiconductor devices
    • G05F1/38—Regulating voltage or current wherein the variable actually regulated by the final control device is ac using magnetic devices having a controllable degree of saturation as final control devices combined with discharge tubes or semiconductor devices semiconductor devices only

Definitions

  • This invention relates to power supplies and, more particularly, to power supplies of the switching converter type using magnetic amplifier or saturable reactor voltage regulating means.
  • Switching power supplies are frequently used to provide a plurality of separate outputs, and independent control of the outputs is often required. This has usually been done in the past by packaging multiple power stages in one unit and using a separate control loop for each output. A separate switching power stage and transformer are needed for each controlled output. This solution works well but is expensive.
  • prior art converters of this type use a switch transistor to drive the primary of a transformer which has two output windings.
  • One of the output windings feeds a rectifier and filter to supply a first output voltage which is sensed by a control circuit which adjusts the operating duty cycle of the switch to maintain the output voltage at a preset value.
  • the second output winding is connected to a rectifier and filter through a saturable reactor having a core with a square B-H loop. When the core is not saturated, the reactor exhibits a high impedance and prevents the voltage in the second output winding from reaching the rectifier and filter.
  • the voltage will cause the core to saturate after a period of time determined by the starting point on the B-H loop and the applied voltage.
  • the reactor switches to a low impedance value permitting the voltage to be applied to the rectifier and filter.
  • a control circuit forces the reactor to reset with a current which is poled in a direction opposite to the direction of the current during the active conduction period.
  • the reset point is adjusted in response to the output voltage to maintain the output voltage at a preset value.
  • a magnetic amplifier voltage control system use relatively inexpensive substantially zero remanent, moderately low permeability cores with a B-H characteristic having poor squareness.
  • the reset point of the core is controlled by adjusting a current supplied during a control half-cycle in a control circuit including a variable resistance, a rectifier and a control winding for the saturable reactor.
  • EP-A 123 098 relates to a switching power supply regulated by means of a saturable reactor.
  • An additional winding of the reactor is provided which may be short-circuited by means of a clamping circuit including a series connection of a transistor switch and a diode.
  • the transistor is controlled by an error voltage generated by comparing the DC output voltage of the power supply to a reference voltage. This results in a substantially continuous electrical biasing of the additional winding, whereby the hysteresis- loop and saturation characteristic of the reactor is effectively shifted such that controllable longer or shorter times are required for applied power pulses to bring the core to saturation, thereby achieving the desired regulation of the output voltage.
  • a plurality of secondary windings of the transformer of the power supply are provided.
  • One of the secondary windings may be used to control a pulse width modulator for the generation of pulses for the primary winding of the transformer of the power supply.
  • a plurality of output voltages may be derived from the remaining secondary windings.
  • DE-A 3 209 975 also relates to a switching power supply regulated by means of a saturable reactor.
  • An additional winding of the reactor may be short-circuited by means of a clamping circuit with a transistor and a diode in series.
  • the transistor is directly controlled by an error voltage derived from a reference voltage and the DC output voltage of the power supply voltage.
  • the error voltage controls a pulse width modulator (for which no details are shown in the figures) whose output controls the transistor.
  • a triangular voltage whose frequency is preferably equal to the frequency of the pulse generator controlling the primary switching transistor of the voltage supply may be superimposed on the reference voltage.
  • the pulse generator has a fixed 1:1 duty cycle.
  • a control circuit includes a comparator for generating a control signal for actuating the switch whenever an error voltage derived from the output voltage of the power supply and a reference voltage exceeds the voltage level of a triangular wave developed by integrating a replica of the input pulsations of the power supply.
  • the power supply of the invention includes a source of alternating positive and negative voltage pulsations, such as square pulses of the type typically provided by a switching inverter, which are applied through a transformer to a secondary winding.
  • the saturable reactor winding which is connected between the secondary winding and rectifier and filter means providing the direct current output voltage, is driven to saturation at a time during the positive pulsations related to the position of the reset point.
  • the control circuit controls the duty cycle of the voltage applied to the rectifier means. Since the operation of the control circuit depends on the magnitude of the error voltage, the circuit operates to maintain the output voltage at a preset value.
  • the diode in series with the transistor switch is poled to block current during positive pulsations.
  • the control circuit includes an integrator and a baseline clipper diode which prevents the generated triangular wave from becoming negative.
  • the error voltage is generated by an error circuit comprising a differential amplifier, the inputs of which receive the output voltage and a reference voltage.
  • the above-described technique for controlling voltage may be used in a switching converter having a plurality of secondary windings each feeding a rectifier-filter.
  • the output of one of the rectifier filters may be controlled as described above, while another output may be used to control a pulse width modulator controlling the duty cycle of the switching transistor driving the transformer primary winding.
  • the clamping switch may be connected directly across the reactor winding or may be effectively connected across the reactor winding by being connected across a secondary reactor winding coupled to the reactor winding.
  • a bias winding may also be provided to apply a bias signal for shifting the B-H characteristic of the core to the right to increase the range of adjustment.
  • the comparison of the error voltage generated at the output of the power supply to a triangular wave generated from a voltage at the secondary side of the transformer of the power supply allows a sharp definition of the instant in time when the transistor in the short circuit loop should become conductive.
  • any changes at the transformer have an immediate effect on the triangular wave and therefore on the control of the short circuit loop. This effect takes place in each cycle of the alternative voltage transmitted by the transformer, so that a very fast and precise regulation is achieved.
  • the inventive measures also allow the use of inexpensive magnetic material of poor squareness of its B-H characteristic for the core of the saturable reactor.
  • a prior art converter circuit is shown in Fig. 1.
  • a switching inverter 10 includes a direct current supply 11, which drives a primary winding 12 of power transformer T 1 through a transistor switch Q 1 .
  • the transformer has two secondary windings N s1 and N s2 .
  • the voltage appearing across winding N s i is rectified and filtered in the conventional manner.
  • the rectifier 14, includes a series diode 16 and a shunt diode 18; and a low pass filter 20 includes a series inductor Li and a shunt capacitor C 1 to remove alternating current ripple components to provide a first output direct current voltage V ol .
  • a control circuit 21 is a conventional pulse width modulator error circuit providing a control pulse on output 22.
  • the control pulse controls the switching of transistor switch Q 1 and thus adjusts the duty cy- de of inverter 10. This adjustment maintains output voltage V 01 at a preset value, voltage V 01 being proportional to the duty cycle of inverter 10.
  • the second output winding Ns2 of transformer T 1 is connected to an identical rectifier 14' and low pass filter 20' through a saturable reactor L s1 which comprises a reactor winding 22 and a saturable core 24 formed of a material, such as tape wound permalloy, and an ungapped toroidal structure providing a highly square characteristic.
  • the square B-H hysteresis loop of core 24 is shown in Fig. 2 in which, in the usual manner, B represents magnetic flux density and H signifies magnetizing force.
  • the core is reset to a point a in the left hand plane, which consists of the upper left and lower left quadrants, of the characteristic.
  • a reset control circuit 28 senses output voltage V o2 and generates a control current which is a function of the difference between output voltage Vo2 and a reference voltage.
  • the reset control current which is opposite in polarity to the current through reactor winding 22 during the period of conduction of transistor switch Q 1 , forces reactor core 24 to reset to point a of the characteristic so that the reactor will be ready for the next pulse.
  • Saturable reactor L s i acts to shrink the pulse from transistor Q 1 by an amount controlled by the location of the reset point a to maintain output voltage V o2 at a preset value.
  • Fig. 1 Although the prior art circuit of Fig. 1 is effective, it requires a saturable reactor core made of a square loop material having a high degree of squareness. Expensive metal tape-wound cores using permalloy or lossy square loop ferrites may be used, and ungapped toroidal structures which are expensive to wind and difficult to mount are needed.
  • an inverter 110 includes a direct current supply 111 which drives a primary winding 112 of a transformer T 2 through a transistor switch Q 1 .
  • Transistor Q 1 is turned on (becomes conductive) in response to a signal applied to its base electrode on lead 22 from pulse width control 21.
  • Inverter 110 thus operates as a switching inverter, generating a square wave, the pulse width of which is responsive to the pulse width control circuit 21.
  • a first output winding N 1 developes a voltage whenever transistor Q 1 is conducting.
  • This voltage is rectified in rectifier 14 which includes a series diode 16 and a shunt diode 18.
  • the rectified voltage is then passed through a low pass filter 20, which includes a series inductor Li and a shunt capacitor C 1 , to remove the A.C. ripple component and apply a direct current output voltage V o1 across output terminals 23.
  • the output voltage V 01 is applied to pulse width control circuit 21 which compares it to a reference voltage to develop a pulse width control signal in a manner known in the art.
  • This pulse width control signal is connected to the base electrode of transistor Q 1 to control the duty cycle of inverter 110 and maintain output voltage V 01 at a preset value.
  • a second output winding N 2 of transformer T 2 develops a voltage V 1 in response to current conducted through primary winding 112.
  • a saturable reactor L s2 includes a reactor winding 122 and a saturable reactor core 124. Winding N 2 is connected to a rectifier 114, again comprising a series diode 116 and a shunt diode 118, through reactor winding 122. The rectified voltage is then applied through low pass filter 120, which includes series inductor L 2 and shunt capacitor C 2 , to provide a direct current output voltage Vo2 across output terminals 126.
  • a damping circuit 130 is connected across reactor winding 122 and includes a clamping transistor Q 2 and a diode 134.
  • clamping transistor Q 2 is actuated to clamp a short circuit across reactor winding 122 at a desired reset point on the B-H hysteresis characteristic of saturable core 124.
  • the control signal applied to the base electrode of transistor Q 2 is obtained from a control circuit 136 and specifically from a comparator 138 of the control circuit.
  • One input of comparator 138 is derived from an auxiliary winding N F of transformer T 2 .
  • the voltage appearing across winding N F includes information on the timing and voltage of the input pulse wave applied through the transformer.
  • Winding N F typically may be the same winding used for feed-forward compensation (not shown). If no feed forward compensation is provided, the voltage provided by winding N F might instead be obtained from any other winding, such as windings N 1 or N 2 of the transformer.
  • the voltage from winding N F is applied to an integer 140 including a series resistor R and a shunt capacitor C.
  • the capacitor is shunted by a diode Di, which functions as a baseline clipper to keep the signal Vs, which is applied to one input terminal of comparator 138, positive.
  • error circuit 150 develops an error signal Ve from output voltage V o2 and applies it to the other input terminal of comparator 138.
  • error circuit 150 includes a differential amplifier 42.
  • a reference voltage V ref is applied to a first input terminal 43 of amplifier 42.
  • Output voltage V o2 is applied across input terminals 44 and 45, the latter of which is grounded.
  • Terminal 44 connects voltage V o2 through a series resistor R 1 to a second input terminal 46 of differential amplifier 42.
  • Resistor R 1 is shunter by a resistor R 2 and a capacitor C 3 in series, and a resistor Rs and capacitor C 4 in series form a feedback circuit for amplifier 42.
  • Impedances Ri, R 2 and Cs and Rs and C 4 are frequency shaping and compensation networks.
  • the reference voltage V re t is preferably selected to be of such magnitude that the error voltage V e wil always be of positive polarity.
  • the saturable core 124 may be formed of a wide variety of low cost, magnetically soft materials and may be formed in physical shapes which have small gaps.
  • Low remanenent core materials such as Stackpole 24B or Ferroxcube 3C8 )a ferrite material
  • Such materials provide a B-H hysteresis characteristic which is poor in squareness as illustrated by the B-H characteristic shown in Fig. 5.
  • Saturable reactor L s2 is thus much less expensive than saturable reactor L s1 of the prior art circuit of Fig. 1.
  • saturable core 124 will be at reset point e of the hysteresis loop when transistor Q 1 switches on.
  • the core then travels the path e-f-a and saturates.
  • transistor 01 turns off.
  • the voltage on secondary winding N 2 then reverses during the reset period of transformer T 2 .
  • This reverse voltage brings the core from point g back toward the remanent flux density B r along the upper branch of the loop.
  • transistor Q 2 switches on to clamp a short circuit across reactor winding 122.
  • the current in winding 122 now circulates through transistor 0 2 and core 124 stays at reset point e waiting for the next pulse.
  • the magnetic flux density falls an amount designated as ⁇ B in Fig. 5.
  • the available range of adjustment is designated by ⁇ BA, the distance between the saturation point g and the remanent flux density B R . Since reset point e is in the same (upper right) quadrant of the hysteresis characteristic as the saturation point g, the core operates entirely within a single quadrant making it unnecessary to use a forcing current of reversel polarity to reset the core as is required in the prior art circuit of Fig. 1.
  • control circuit 136 will be understood from the voltage curves of Fig. 6.
  • the curve V 1 represents the voltage V 1 from secondary winding N 2 as indicated on Fig. 3. From this curve, it is seen that Vi has a positive magnitude V F during the forward conduction period of winding N 2 and a negative magnitude V R during the recovery period of transformer T 2 .
  • the voltage magnitudes V F and V R are usually, but not necessarily, equal.
  • V 1 is held at magnitude V F for a time D 1 t cyc , where D 1 represents the duty cycle of the main output voltage V 01 and tcyc represents the period of the switching inverter-regulator - that is, the time for one switch cycle of transistor Q.
  • t o y c is equal to the inverse of the switching frequency fsw
  • Curve V 2 represents the voltage V 2 appearing at the output side of reactor winding 122 and is thus also the input voltage supplied to rectifier 116.
  • Voltage V 2 has a magnitude V' F for a time D 2 t cyc where D 2 at a value of the control loop is to maintain duty cycle D 2 at a value which will keep output voltage D o2 at its desired value.
  • the main control is effected by the delay td 2 , the delay between the onset of the posi- five pulses of voltage waves V 1 and V 2 . This delay results from the operation of saturable core 124. At the time of the onset of positive pulse V F of input voltage wave V 1 , the core is at its reset point e and is not saturated.
  • Winding 122 therefore presents a high impedance to the applied voltage blocking the start of the corresponding positive pulse V' F of voltage V 2 on the output side of the reactor winding.
  • the core reaches point g on its hysteresis loop, the core saturates and the impedance of reactor winding 122 becomes low permitting the reactor winding to apply the pulse V' F of voltage wave V 2 to the output side of the reactor.
  • Delay td 2 is a direct function of the clamp delay td 1 as shown by the relationship:
  • control circuit 136 The desired relationship between delay td 1 and V e is obtained by control circuit 136.
  • Resistor R and capacitor C form integrater 140 which provides voltage V 3 . If this circuit is treated as an ideal integrator, the slopes of the curve for V 3 will be as seen in Fig. 6.
  • Diode D 1 acts as a baseline clipper to keep the triangular wave signal positive.
  • the generated triangular wave is compared in comparator 138 with error voltage V e . Whenever the triangular wave voltage V 3 is less than the error voltage Ve, comparator 138 provides positive output signal on output lead 139. This output signal is applied to the base electrode of clamping transistor 02 causing transistor Q 2 to become conductive.
  • diode 134 is poled to block conduction through clamping circuit 130.
  • diode 134 no longer blocks conduction through circuit 130.
  • transistor Q 2 becomes conductive and clamping curcuit 130 applies a short circuit clamp across reactor winding 122.
  • the short circuit current circulates in the loop formed by inductor winding 122, transistor Q 2 and diode 134; and core 124 is held at reset points.
  • the delay td 1 is governed by the equation: where N 2 and N F represent the number of turns of windings N 2 and N F , respectively, and ⁇ is the constant of integrator 40, being equal to the product of the resistance of resistor R and the capacitance of capacitor C.
  • the rising slope of the triangular wave of voltage V 3 is defined by the expression and the declining slope by the expression
  • integrator 40 is treated as an ideal integrator. Some error is introduced by the approximate nature of the assumed integrator operation. This error may be held to an acceptable value by keeping ⁇ equal to or greater than tcyc.
  • Fig. 7 incorporates two modifications of the circuit of Fig. 3.
  • the clamping circuit is no longer connected directly across the reactor winding, but is, instead, connected across a secondary winding inductively coupled to the reactor winding.
  • the adjustment range of the circuit is increased by providing biasing means to shift the hysteresis characteristic of the core to the right.
  • a self-excited, inverter 200 As seen in Fig. 7, a self-excited, inverter 200, as shown, for example, in the aforementioned Hiramatsu et al article, generates a square wave to drive primary winding 202 of a transformer Ts. It is to be understood, however, that a switching inverter as shown in the prior art circuit of Fig. 1 or the embodiment of Fig. 3 could be used to drive the transformer.
  • a square wave voltage is induced in secondary winding 204 of transformer Ts.
  • a saturable reactor L s3 which is used to regulate the output voltage Vo3, in- dudes a reactor winding 222, a reactor core 224, a secondary winding 226 and a bias winding 228.
  • Reactor winding 222 connects secondary winding 204 to a rectifier 214 and a low pass filter 220.
  • Rectifier 214 includes series and shunt diodes 216 and 218, and filter 220 includes series inductor L 3 and shunt capacitor Cs.
  • Output voltage V o3 appears across output terminals 221 on the output side of filter 220.
  • An error circuit 240 which may correspond to the circuit of Fig. 4, develops error voltage V e and applies it to one input of comparator 238.
  • the other input of comparator 238 is received from an integrator and clipper circuit 250, identical to the integrator 140 and diode dipper D 1 of the embodiment of Fig. 3.
  • An auxiliary winding 206 on transformer T 3 provides a sample of the input voltage from transformer T 3 to integrator 250, but this sample could also be taken from across another winding, such as winding 204, of the transformer.
  • Comparator 238 provides an output signal on lead 239 whenever the magnitude of the triangular wave from integrator and clipper 250 is less than the error voltage V e . This output signal is applied on lead 239 to the base electrode of clamping transistor 0 3 of clamping circuit 230 causing the transistor to become conductive.
  • diode 234 blocks the clamping circuit from applying a short circuit across a reactor secondary winding 226 inductively coupled to reactor winding 222.
  • Diode 234 is poled to permit conduction through transistor Q 3 on the reverse wave appearing in winding 204; a short circuit is then clamped across secondary winding 226, effectively clamping a short circuit across reactor winding 222 as a current induced from reactor winding 222 circulates in the loop including winding 226, diode 234 and transistor Qs.
  • Core 224 of saturable reactor L s3 may be identical to the core 124 of the embodiment of Fig. 3. As explained above, the core may be made of magnetically soft material and be formed with small gaps. Such cores are relatively inexpensive and have hysteresis characteristics which are poor in squareness.
  • the effective B-H loop of core 224 is shifted to the right to increase the available flux swing. This is accomplished through the use of bias winding 228 connected across output voltage V o3 through inductor L 4 and resistor R 4 . Because the reset point e may be adjusted as far as remanent flux density B' R over an available range of adjustment B'A which is much larger than the available range of adjustment B A for the embodiment of Fig. 3 (see Fig. 5), the use of bias winding 228 permits a wider range of voltage control.
  • the circuit of Fig. 7 otherwise operates in the same manner as the circuit as Fig. 3.
  • the output voltage Vo3 is regulated by adjusting the position of reset point e of the hysteresis characteristic of core 224 in response to the magnitude of error voltage V e .
  • Core 224 is reset during the reverse wave when clamping transistor Q 3 becomes conductive. The core is then clamped at its reset point e. The reset point e, in turn determines the duty cycle of voltage V 2 and thus the magnitude of output voltage V o3 .

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Electromagnetism (AREA)
  • General Physics & Mathematics (AREA)
  • Radar, Positioning & Navigation (AREA)
  • Automation & Control Theory (AREA)
  • Dc-Dc Converters (AREA)

Claims (6)

1. Circuit pour source d'alimentation régulée comprenant une source de pulsations de tension positive et négative alternées transmises par un transformateur, une réactance saturable (LS2, LS3) comportant un enroulement de réactance (122, 222) et un noyau saturable (124, 224), ledit enroulement de réactance étant raccordé entre ladite source et une borne de sortie (126, 221); un redresseur (116, 214) polarisé pour appliquer le courant à travers ledit enroulement de réactance et à travers des moyens de filtrage (120, 220) à ladite borne de sortie pendant les pulsations d'une première polarité, ledit noyau étant amené à saturation pendant les pulsations de ladite première polarité; des moyens de remise à l'état initial ou de réenclenchement dudit noyau pendant les pulsations de l'autre polarité, afin de maintenir ledit noyau à un point de réenclenchement (e, Fig, 5) sur sa caractéristique d'hystérésis B-H, ledit point de réenclenchement déterminant l'instant de saturation pendant la pulsation suivante de ladite première polarité; lesdits moyens de réenclenchement comprenant des moyens de bouclage (130, 230), avec un ensemble en série d'un commutateur à transistor (Q2, Qs) et d'une diode (134, 234), connectés effectivement aux bomes dudit enroulement de réactance de façon à créer un court-circuit dudit enroulement de réactance;
un circuit d'erreur (150, 240) qui génère une tension d'erreur (Ve) à partir d'une tension de sortie (Vo2) à ladite borne de sortie et d'une tension de référence; et des moyens de commande pour commander ledit commutateur à transistor, caractérisé en ce que le cycle de travail desdites pulsations est déterminé par un modulateur de largeur d'impulsion (21) commandé par la différence entre une autre tension de sortie (V01) dudit circuit de source d'alimentation et une autre tension de référence, et en ce que lesdits moyens de commande comprennent un circuit intégrateur (140, 250) intégrant une reproduction des pulsations de tension positive et négative alternées, modulées en largeur d'impulsion, de ladite source (110, 200) pour fournir une onde triangulaire liée au séquencement de temps et à la tension desdites pulsations, ladite reproduction étant prise sur un enroulement secondaire (NF, 206) dudit transformateur, et des moyens de comparaison (138, 238) pour comparer ladite tension d'erreur et ladite onde triangulaire afin de générer un signal de commande (139, 239) pour actionner ledit commutateur à transistor.
2. Source d'alimentation suivant la revendication 1, dans laquelle ledit noyau travaille entièrement dans le quadrant supérieur droit de sa caractéristique d'hystérésis.
3. Source d'alimentation suivant la revendication 1, dans laquelle ledit circuit intégrateur (140, 250) comprend en outre une diode d'écrêtage de ligne de base (D1) afin de maintenir l'onde positive.
4. Source d'alimentation suivant la revendication 1, comprenant en outre des moyens de décalage (figure 7) pour déplacer ladite caractéristique d'hystérésis du noyau vers la droite afin d'augmenter la plage de réglage dudit point de réendenchement, lesdits moyens de décalage comprenant un premier enroulement additionnel (228) couplé audit enroulement de réactance (222), ledit enroulement additionnel étant raccordé aux bornes d'une source de tension continue (Vos), et lesdits moyens de bouclage (230) étant connectés à un deuxième enroulement additionnel (226) couplé audit enroulement de réactance (222).
5. Source d'alimentation suivant la revendication 1, dans laquelle ledit transformateur (T2, T3) comprend une pluralité d'enroulements secondaires alimentant chacun un redresseur relié à une borne de sortie par l'intermédiaire de moyens de filtrage, l'un desdits enroulements secondaires (N2) étant connecté audit enroulement de réactance (122, 222) et un autre enroulement secondaire (N1) étant connecté à un autre redresseur (16, 18) pour fournir ladite autre tension de sortie (V01) à une autre borne de sortie
(23) reliée audit modulateur de largeur d'impulsion (21) générant une impulsion de commande modulée en largeur d'impulsion vers un autre commutateur à transistor (Q1) du côté primaire dudit transformateur, ladite impulsion de commande déterminant le cycle de travail de ladite source (110).
EP19860110982 1985-08-05 1986-08-08 Sources d'alimentation comportant un amplificateur magnétique de régulation de la tension Expired EP0255844B1 (fr)

Priority Applications (3)

Application Number Priority Date Filing Date Title
US06/762,648 US4642743A (en) 1985-08-05 1985-08-05 Power supplies with magnetic amplifier voltage regulation
EP19860110982 EP0255844B1 (fr) 1986-08-08 1986-08-08 Sources d'alimentation comportant un amplificateur magnétique de régulation de la tension
DE8686110982T DE3671553D1 (de) 1986-08-08 1986-08-08 Energieversorgungen mit magnetverstaerker zur spannungsregelung.

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP19860110982 EP0255844B1 (fr) 1986-08-08 1986-08-08 Sources d'alimentation comportant un amplificateur magnétique de régulation de la tension

Publications (2)

Publication Number Publication Date
EP0255844A1 EP0255844A1 (fr) 1988-02-17
EP0255844B1 true EP0255844B1 (fr) 1990-05-23

Family

ID=8195328

Family Applications (1)

Application Number Title Priority Date Filing Date
EP19860110982 Expired EP0255844B1 (fr) 1985-08-05 1986-08-08 Sources d'alimentation comportant un amplificateur magnétique de régulation de la tension

Country Status (2)

Country Link
EP (1) EP0255844B1 (fr)
DE (1) DE3671553D1 (fr)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0357411A3 (fr) * 1988-08-31 1990-10-31 Zytec Corporation Régulateur à inductance commandée pour la commutation d'alimentation de puissance
DE3903763A1 (de) * 1989-02-09 1990-08-16 Philips Patentverwaltung Getaktete stromversorgungseinrichtung
GB8915128D0 (en) * 1989-06-30 1989-08-23 Digital Equipment Int Power supply
DE3943027A1 (de) * 1989-12-27 1991-07-04 Ant Nachrichtentech Mit einem gleichrichter beschaltete saettigungssteuerbare drossel
ATE143738T1 (de) * 1990-07-13 1996-10-15 Andre Bonnet Magnetisches steuerverfahren von energieübertragung in einem statischen konverter
US5712589A (en) * 1995-05-30 1998-01-27 Motorola Inc. Apparatus and method for performing adaptive power regulation for an integrated circuit

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL7811969A (nl) * 1978-12-08 1980-06-10 Philips Nv Schakelende voeding met meerdere uitgangen.
JPS58112110A (ja) * 1981-12-25 1983-07-04 Fanuc Ltd 安定化電源装置
DE3209975A1 (de) * 1982-03-18 1983-09-29 Nixdorf Computer Ag, 4790 Paderborn Schaltungsanordnung zur steuerung der hoehe einer abzugebenden pulsierenden spannung, insbesondere in einem gleichspannungswandler
EP0123098A3 (fr) * 1983-03-28 1986-01-29 Intronics, Inc. Réglage d'un dispositif d'alimentation à commutation
DE3564894D1 (en) * 1984-01-23 1988-10-13 Hitachi Ltd Switch mode power supply having magnetically controlled output

Also Published As

Publication number Publication date
DE3671553D1 (de) 1990-06-28
EP0255844A1 (fr) 1988-02-17

Similar Documents

Publication Publication Date Title
US4642743A (en) Power supplies with magnetic amplifier voltage regulation
CA1246668A (fr) Regulateur de modulation d'impulsions en duree a circuit de retour du spot a correction
US5157592A (en) DC-DC converter with adaptive zero-voltage switching
CA1169930A (fr) Convertisseurs de modes de commutation
EP0059633B1 (fr) Alimentation en puissance à commutation
US4439821A (en) DC to DC switching regulator with temperature compensated isolated feedback circuitry
GB1604116A (en) Regulated power supply apparatus
US4791546A (en) Voltage regulator circuit
US4241395A (en) Non-dissipative DC active filter and transformer
US5103386A (en) Flyback converter with energy feedback circuit and demagnetization circuit
US4858052A (en) Method and means for protecting converter circuits
US4541039A (en) Magnetically modulated d-c to d-c forward converter power supply
EP0255844B1 (fr) Sources d'alimentation comportant un amplificateur magnétique de régulation de la tension
US4199807A (en) Regulated power supply apparatus
US4985821A (en) Indirect current sensing of DC to DC converters
GB2037462A (en) Stabilised switched mode power supply
US4884180A (en) Regulated direct-current converter
EP0083216B1 (fr) Appareil pour stabiliser une source d'alimentation
US4352055A (en) AC Variable voltage source utilizing pulse width modulation
US5239453A (en) DC to DC converter employing a free-running single stage blocking oscillator
US3295043A (en) D. c. to d. c. regulated converter
US4858096A (en) Resonant converter for stabilized operation of switching devices
JP2561201B2 (ja) 共振型ｄｃ−ｄｃコンバータ
USRE36040E (en) Magnetic DC-to-DC converter
GB2230154A (en) Oscillator circuits

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 19870623

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): DE FR GB

17Q First examination report despatched

Effective date: 19880714

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE FR GB

REF Corresponds to:

Ref document number: 3671553

Country of ref document: DE

Date of ref document: 19900628

ET Fr: translation filed
PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed
PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20010813

Year of fee payment: 16

REG Reference to a national code

Ref country code: GB

Ref legal event code: IF02

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20020806

Year of fee payment: 17

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20030430

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20030808

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20030808

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20050720

Year of fee payment: 20