EP0247165A1 - Technique de communication pour un systeme de commande de surveillance - Google Patents

Technique de communication pour un systeme de commande de surveillance

Info

Publication number
EP0247165A1
EP0247165A1 EP19860907227 EP86907227A EP0247165A1 EP 0247165 A1 EP0247165 A1 EP 0247165A1 EP 19860907227 EP19860907227 EP 19860907227 EP 86907227 A EP86907227 A EP 86907227A EP 0247165 A1 EP0247165 A1 EP 0247165A1
Authority
EP
European Patent Office
Prior art keywords
slave
voltage
controller
master controller
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
EP19860907227
Other languages
German (de)
English (en)
Inventor
Alan Paul Zinnert
Victor S. Ivashin
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
SENSOR SCAN Inc
Original Assignee
SENSOR SCAN Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by SENSOR SCAN Inc filed Critical SENSOR SCAN Inc
Publication of EP0247165A1 publication Critical patent/EP0247165A1/fr
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G08—SIGNALLING
    • G08B—SIGNALLING OR CALLING SYSTEMS; ORDER TELEGRAPHS; ALARM SYSTEMS
    • G08B26/00—Alarm systems in which substations are interrogated in succession by a central station
    • G08B26/001—Alarm systems in which substations are interrogated in succession by a central station with individual interrogation of substations connected in parallel
    • G08B26/002—Alarm systems in which substations are interrogated in succession by a central station with individual interrogation of substations connected in parallel only replying the state of the sensor

Definitions

  • the invention relates to supervisory systems such as used with burglar or fire alarms or with remote sensors for sensing such parameters as humidity or tem ⁇ perature.
  • a supervisory system is a system for monitor ⁇ ing and controlling the operation and function of a number of devices and/or sensors typically at a plural ⁇ ity of remote locations.
  • the system includes a cen ⁇ tral, master controller, which is in communication with a plurality of slave controllers, at each of the remote ⁇ locations.
  • Each slave controller will monitor and con ⁇ trol one or more devices. For example, in a burglar alarm system a slave controller at a particular lo ⁇ cation may monitor a number of window and door closure sensors and operate an associated burglar alarm.
  • a slave controller monitors a number of fire of smoke detectors and makes an appropriate response when a detector is tripped.
  • the slave controller can respond by activating a tradition- al fire alarm bell or it can send a signal to a central station or activate a telephone autodialer for contact ⁇ ing the local fire department.
  • Known supervisory systems include a two-way communications network between the master controller and the remote, slave controllers.
  • the master control ⁇ ler is able to send signals to the slaves for a variety of purposes.
  • the master controller may want to shut down the alarm system at a remote location during normal business " hours and then automatically power up the alarm system upon an appropriate signal after closing.
  • a master controller may also want to signal a remote slave to activate a relay on a local device under the supervision of the slave.
  • the slaves on the other hand, generally need to communicate with the master controller to signal alarm conditions or to send monitored parameter readings back to the master for storage and/or interpretation.
  • the supervisory system also needs a network of power lines from the master controller to the slave to supply power for operating the slaves themselves and/or for powering devices which are connected to the slaves.
  • Supervisory systems which use sepa ⁇ rate lines for power and for communications. This is wasteful simply because it requires twice as much wire to be strung and at least two independent control net ⁇ works. It is also wasteful because existing unsuper- vised alarm systems, which typically run a single twisted pair of wires between the various sensors, alarms, and control devices, cannot readily be convert ⁇ ed to a supervised system without rewiring the whole network.
  • supervisory systems which use the same lines for both communications and for supply- ing power. Some such systems send low-frequency AC power and high-frequency data signals down the same line. These systems are subject to transmission line losses, which limits the size of the network and the distance between remote slaves which can be serviced by single master controller. In addition, many devices require a DC power source for operation, so that these systems must have additional AC to DC conversion and regulation units. Other supervisory systems are known which supply DC power over the same lines used for communica ⁇ tions. Systems operating on this principle interrupt the power supply, for example, for periods on the order of milliseconds during which a data signal is sent. Such power interrupts can interfere with proper func ⁇ tioning of alarm systems and many devices.
  • the present invention provides a supervisory system Including a master controller and a plurality of slave controllers, which provides continuous, uninter- rupted DC power along a single twisted pair of wires to all the slave controllers and at the same time provides for two-way communications between the master and slaves over the same twisted pair without the inter ⁇ ruption of power characteristic of the prior art.
  • the slave con ⁇ trollers are connected to the master controller by a single twisted pair of wires.
  • the master controller includes a master processor and a transmit means re ⁇ sponsive to that processor for providing a voltage sig- nal comprised of the data component and an uninterrupt ⁇ ed DC voltage power component.
  • the DC power component has a magnitude sufficient to power all of the devices operatively associated with the various slave control ⁇ lers connected to the pair of wires.
  • the transmitting means is appropriately connected to communicate the voltage signal to the twisted pair.
  • Each slave con ⁇ troller includes a voltage demodulation means for receiving the voltage signal and for deriving therefrom the data component and the uninterrupted DC voltage power component.
  • the power component may be used for powering the slave controller itself and/or any devices associated with the slave controller.
  • the master controller communicates to the slave controllers by sending a voltage-modulated signal along the twisted pair, the modulation varying, for example, between 12 volts and 14 volts.
  • the slave controllers communicate with the master controller by a current modulated signal.
  • Each slave controller includes current modulation means con ⁇ nected to the twisted pair for modulating the current therein and responsive to an on-board slave processor so as to find a data signal for communication to the master controller.
  • the master controller in turn in ⁇ cludes current demodulation means for receiving the modulated current on the twisted pair and providing a data signal to the master processor.
  • Figure 1 is an overall block diagram showing a particular arrangement of master and slave control ⁇ lers in a supervisory system of the present invention.
  • Figure 2 is a functional block diagram of a portion of the master controller showing a means for communicating with the slave controllers according to the invention.
  • Figure 3 is a functional block diagram of a slave controller.
  • Figure 4 is a block schematic diagram of an embodiment of the master controller showing digital circuitry and analog functional block.
  • Figure 5 is a schematic of an implementation of analog circuitry for the master controller.
  • Figure 6 is a schematic diagram of an imple- mentation of analog circuitry for the slave controller.
  • Figure 7 is a schematic diagram of an alarm bell supervision circuit for use with the analog imple ⁇ mentation of Figure 6.
  • Figure 1 shows an overall view of an illus ⁇ trative configuration of a supervisory system.
  • the system includes a master controller 10 and a plurality of slave controllers 11 which are connected in parallel to the master controller by communication line 12.
  • the line 12 need consist of only a single pair of wires,- sometimes referred to as a ' "twisted pair.”
  • a ' twisted pair
  • the line 12 is used both to provide two-way communications between the master and slave controllers and to deliver DC power to the slave controllers for operation of the slaves them ⁇ selves and of any controlled devices.
  • line 12 is referred to as a communications line
  • "communica ⁇ tions” is used in the broad sense to encompass the com- munication of both power and information, and no limi ⁇ tation to only data communications is intended.
  • a single twisted pair 12 is sufficient to define a communica ⁇ tions loop and is all that is needed to define a mini- mal configuration of the present invention.
  • a preferred embodiment also includes a return loop 13 consisting of a second pair of wires.
  • Figure 1 shows one such configuration based upon a room having a fire alarm system, a burglar alarm system, and a system for monitoring the room tempera- ture.
  • a configuration like this might be used, for example, in connection with a high-security air-conditioned room containing a mainframe computer, which for proper operation is to be maintained within fixed temperature limits.
  • the first two slave controllers are dedicated to the fire alarm sub ⁇ system.
  • Slave No. 1 communicates with three fire de ⁇ tection units at three separate inputs.
  • Suitable fire detection units for the use with the present system are commer ⁇ cially available.
  • Slave No. 2 communicates with a fourth fire detection unit and a fire alarm bell, which is activated under command from the master controller 10 when one of the fire detection units has been tripped, as will be explained below.
  • Slave Nos. 3-5 comprise the burglar alarm subsystem.
  • Slave No. 3 is connected to a door closure switch for detecting when the door to the room has been opened.
  • At a parallel input slave No. 3 is connected to a window closure switch for detecting when a window has been opened and in series to a window integrity switch, such as a strip of metallic tape adhered to the window pane, for de ⁇ tecting when the window has been broken.
  • Slave No. 4 is connected to a person detector for determining the unauthorized presence of a person in the room.
  • Suit ⁇ able person detectors may be provided by motion detec ⁇ tors or infrared detectors and are well known in the security art.
  • Slave No. 5 communicates with a burglar alarm bell, which is activated upon command from the master controller 10 in response to an alarm condition sensed by one of the burglar detection units.
  • the fire detection units and burglar de ⁇ tection units are provided by binary switches; that is, they are either tripped or they are not tripped.
  • the alarm bells are similarly controlled by binary relays, which are either open or closed.
  • slave No. 6 controls a temperature sensor, which is an analog unit monitoring continuous temperature and providing continuous temperature data to slave No. 6.
  • the master controller of the pre ⁇ sent system still has further capacity for supervising other slave controllers located either in the same room as slave controllers Nos. 1-6 or in other remote lo ⁇ cations.
  • Figure 1 is presented only by way of example, and no limitation of the invention to this particular configuration or any particular number of slave con ⁇ trollers is intended.
  • the system can be configured in many ways—strictly as a burglar alarm system, as a fire alarm system, as a sys ⁇ tem for monitoring environmental parameters, or as any combination.
  • the size of the system can vary over a wide range, for example, to monitor an in ⁇ dividual room or to monitor a number of independent offices.
  • the master controller 10 controls all data communication with the slaves. It provides a source of DC power for the slaves, and serves various other functions such as providing programming capability for tailoring the system for a particular configuration of slaves and devices, for providing alarm indicators, and for sensing for a break in the line 12.
  • the distinctive communication ability of the present system whereby the system provides both data communications and a DC power source simultaneously over the same twisted pair, may be understood by refer ⁇ ence to Figure 2.
  • the master controller includes a transmitting means 16 and a receiving means 17, both of which are connected to line 12 at terminals 18 for com ⁇ munications with the slaves.
  • the transmitting means provides a modulated DC voltage signal at the terminals 18.
  • This signal can be thought of as comprised of an uninterrupted DC volt- age component for supplying DC power, on which is su ⁇ perimposed a varying component bearing the data.
  • the uninterrupted DC component has a potential equal to the potential at the node 19.
  • the potential at this point is equal to the potential of the master controller pow- er supply (nominally 12V) reduced by a predetermined voltage drop (about 2V in the illustrated embodiment) across voltage drop circuit 21.
  • the master controller supply voltage is indicated as a.12V in Fig ⁇ ure 2, this is only a nominal value. In the illustrat- ed embodiment the actual value is closer to 14V, so that the uninterrupted DC component available on line 12 is roughly 12V.
  • the data component is generated by pulse-modulating the nominal 12V supply for the master controller.
  • the modulation is accomplished by pulse modulator switch 22, which switches the voltage drop circuit in and out upon command from a processor unit (the microprocessor unit 23 seen in Figure 4).
  • a data pulse from the processor unit is applied to power driv- er 26, which then applies a 24-volt control pulse to the pulse modulator switch 22.
  • DC/DC converter 27 also under control of the processor, provides a 24-volt control source for power driver 26 and voltage drop circuit 21.
  • the trans ⁇ mitting unit 16 supplies a voltage signal to the loop terminals 18 varying nominally between 12 and 14 volts.
  • the 12 to 14 volt modulation is demodulated and inter ⁇ preted as a data signal,, and the remaining 12 volts sent out over the line to the slaves is available as a power source.
  • the slave controllers From time to time the slave controllers will answer messages received from the master controller. In contrast to the voltage-modulated signal transmitted by the master controller, the slave controllers return a current-modulated signal. This signal is received by the receiving unit 17, demodulated, and sent to the master processor unit for interpretation.
  • the receiv ⁇ ing unit 17 senses for changes in the current at the loop terminals 18. Current in the loop is applied across the primary side of the toroidal transformer 31. The current change across the primary side is felt as a voltage change across the secondary side. This voltage is applied to a limiter circuit 32 to avoid overdriving the subsequent circuits. From the limiter circuit the signal is applied to integrater and filter circuits which serve as a gain control and wave shaping circuit 33.
  • the integrater and filter shapes the incoming sig ⁇ nal approximately into a triangular waveform.
  • the waveform is then applied to a phase lock loop 34, which serves as a frequency sampling circuit generating a pulsed signal which is then sent to the data input of the processor.
  • Loop short sense circuit 36 senses a loss of voltage if the loop should be shorted out and sends a pulse to the nonmashable interrupt (NMI) part of the master controller processor to stop the data trans ⁇ mission.
  • NMI nonmashable interrupt
  • the loop return line 13 can be used to commu ⁇ nicate with slaves on the other side of the break from the terminals 18.
  • the loop return 13 is connected to the transmitting and receiving means 16 and 17 by loop return relay 37, which is energized on command from the master controller processor.
  • the communication function of the slave con ⁇ trollers is now described broadly with reference to Figure 3. The signal from the master controller is received at a slave controller at the terminals 41.
  • the signal is applied to the receive detector 42 and also to a 5-volt regulator 43. Since 5 volts is sub ⁇ stantially less than the minimum value of 10 to 12 volts of any signal coming in from the master control- ler, the regulator 43 has no difficulty filtering out any pulsation so as to provide a constant source. This source supplies power to the slave controller unit it ⁇ self.
  • a pair of coils 44 filters out the varying data component, if any, from the signal on the line and provides the full uninterrupted DC com ⁇ ponent at terminals 46 for use as a power source.
  • the receive detector 43 includes a transform- er input 47 coupled to a comparator 48.
  • the fluc ⁇ tuations of the modulated voltage signal off the line are transferred from the primary to the secondary side of the transformer, where they are compared with the reference voltage level of comparator 48, which thereby generates a pulse train' in response to the incoming signal.
  • This pulse train is applied to the input of a nonretriggerable monostable multivibrator (one-shot) 49.
  • the leading edge of a pulse will trigger the one-shot 49, which provides a 13 microsecond output pulse for each input pulse. In this manner, any noise or other irregularity of the input signal will not be seen at the output of the one-shot 49.
  • the pulse from one-shot 49 is applied straight into the data input of the on-board microprocessor unit (MPU) 50, which is a receive-timer input for looking at the pulses.
  • the output signal from the nonretriggerable one-shot 49 is also applied to a retriggerable one-shot 51 having an output applied to the interrupt request (IRQ) line of MPU 50.
  • IRQ interrupt request
  • a signal on the IRQ line alerts the MPU that a data signal is coming in so that the MPU will be prepared to count pulses.
  • the retriggerable one-shot 51 is held low, re ⁇ turning to high only at the end of an incoming pulse train.
  • each slave controller has its own address, which is set by the eight-position address select switch 52.
  • the master controller wishing to send a message to a par- ticular slave controller, will begin its transmission with the address of the target slave controller.
  • the MPU 50 compares the incoming signal with the address specified by the address select 52 to determine if that slave controller has been called. If no match is found, the MPU of that slave controller does not re ⁇ spond.
  • the slave controllers transmit their messages to the master controller by modulating the current on the line 12 in response to a data signal from the on-board MPU.
  • a data signal from the MPU 31 is applied to a transmit driver 53, which functions as an on-off switch. Closure of the switch causes ex ⁇ tra current to be drawn off the line 12. When the switch opens, the current returns to normal. The mod- ulated line current is then demodulated at the master controller, as indicated above.
  • a "divide by 2" circuit 54 is inserted be ⁇ tween the data output of MPU 50 and the transmit driver 53.
  • whether the transmit driver 53 ends up in a high or low state is dependent upon the final output of the "divide by 2" circuit at the end of a unit of transmission.
  • a driver hold-off circuit 56 is applied in parallel with the "divide by 2" circuit. The driver hold-off circuit assures that the divider always ends up in the off position, thereby assuring that the transmit driver itself will end up in the off position.
  • the slave controller includes digital input means 57 providing three input lines for connection to external two-state devices such as door closure switch ⁇ es, which are either in a tripped or untripped state.
  • Digital output means 58 enables the slave to trip an external device such as an alarm bell or a central re ⁇ lay.
  • Analog interface means 59 enables the slave to communicate with an external analog device such as a temperature or humidity sensor.
  • One of the features of the present system is its great flexibility in the number of configurations it can assume with comparatively small memory avail- able. This flexibility is achieved by programming the dynamical aspects of the system using an ob ⁇ ject-oriented approach.
  • SMALLTALK-80 The Language and Its Implementation, by A. Goldberg and D. Robson, Addison-Wesley Publishing Co., Reading, Massachusetts (1983).
  • An exposition of the memory management architecture of the present sys ⁇ tem may be found by reference to a co-pending applica ⁇ tion filed contemporaneously herewith entitled "Super- visory Control System With Improved Memory Management" by David Martin and owned by the same owner as the pre ⁇ sent application.
  • FIGS. 4A and 4B taken together provide a circuit diagram of the digital circuitry for the operation of the master controller.
  • the central component of the system is the microproces ⁇ sor unit (MPU) 23, which interfaces with the master controller memory, peripherals and other subassemblies as will be indicated below.
  • MPU 23 communicates to other parts of the system along 15-byte address bus 61 and 8-byte data bus 62.
  • the passage of data to or from data bus 62 is controlled by transceiver 63.
  • the transceiver When en ⁇ abled, the transceiver is in either a transmit mode, along the MPU to transmit data on the bus, or a receive mode, allowing the MPU to receive data from the bus.
  • the mode of transceiver 63 is controlled by gate 64, which responds to an enable signal from the enable port
  • the transceiver 63 is provided by a 74HC245 transceiver chip.
  • the system memory comprises random access memory (RAM) units 68 and 69 together providing 16K bytes of memory, and read-only memory (ROM) units 71 and 72 together providing 16K bytes of read-only memo ⁇ ry.
  • RAM random access memory
  • ROM read-only memory
  • the ROMs are provid ⁇ ed by 27C64EPROM chips and the RAMs are provided by 6264LP chips. Reading and writing into the RAMs and reading of the ROMs are enabled by the read/write port
  • the data on bus 62 are fed to latch 73, which provides the lower 8 bytes of address along ad ⁇ dress line 61.
  • the upper seven address bytes are provided from address ports 74 on the MPU.
  • Latch 73 is enable from the address select port 76 on the MPU.
  • the real time clock 78 controls all real time functions for the system. For example, the real time clock enables an operator or the MPU itself to keep track of the times at which alarm events occur or at which a false condition arises in the MPU.
  • the real time clock may be provided by a MC146818A chip avail ⁇ able from Motorola Corporation. This chip includes a watchdog timer subroutine, which provides a handy safe ⁇ ty measure. The watchdog subroutine continually counts down, for example, from 100. When it gets to, say, 10, the MPU resets the chip to 100. If the MPU should lock up, so that it is incapable of resetting the subroutine at 10, the watchdog timer times out and provides a sig ⁇ nal for resetting the microprocessor.
  • Standby block 79 protects the system from unacceptable reductions in power. Lock 79 is respon ⁇ sive to the system nominal 12-volt supply. If the sys- tern voltage drops below 7 volts, the standby output communicates a signal to RAMs 68 and 69, real time clock 78, and reset circuit 81. Whenever a standby condition arises, the circuit 81 resets the MPU * after the power comes back up. Reset circuit 81 resets not only the MPU itself, it also activates the real time clock reset 82. This circuit assures that the real time clock is not reset before the MPU. Real time clock reset 82 provides a delay so that the clock will reset more than three microseconds after the MPU.
  • a limited amount of programming capability is provided through key pad 83 for adapting the master controller memory to the particular configuration of the system being installed or for modifying the config ⁇ uration at a later time. Depression of a key on a key pad causes the MPU to fire a tone timer or sonalert to let the user know that the key depression has been re ⁇ ceived.
  • Key pad 83 communicates with MPU 23 through a conventional key pad encoder 84, which may be provided by a 74C922 chip.
  • the master controller includes a 1 by 14 liquid crystal display (LCD) 86. LCD 86 is coupled to data bus 62 for display of whatever data called for at the key pad 83.
  • the master controller also includes a plural- ity of LEDs for alerting the user to various alarm con ⁇ ditions. LEDs 87 may also be used in conjunction with a conventional flasher unit 88 for providing a stronger warning or alert signal.
  • the function I/O 89 controls the LEDs and other subassemblies in the master controller and at the slave controllers.
  • function I/O 89 con ⁇ trols the power for the transmitting means 16, a trou ⁇ ble scan unit 91 for sensing trouble in burglar and fire alarm bell units, a battery charger for charging backup batteries, and the function I/O 89 also controls the ringing of an alarm bell at a remote location in response to an alarm condition.
  • Function I/O 89 is provided by conventional 74HC374 bus interface chip. Trouble scan unit 91 is used for verifying the integrity of alarm circuits or other circuits form ⁇ ing part of the system.
  • Trouble scan unit 91 receives a plurality of lines 92, for example, from trouble sense units 93 used for sensing "trouble," that is, a malfunctioning of an alarm bell circuit at a remote location.
  • the lines 92 are in either a high or low state depending upon the condition of the trouble sense unit with which they communicate.
  • Clock 91 notifies the MPU of a trouble condition. For example, if a com ⁇ parator circuit on a fire bell at a remote location should trigger, this will in turn trigger the appropri ⁇ ate sense input, which will then be communicated to the MPU, which will determine the trouble condition accord ⁇ ing to which function I/O line was -triggered. The MPU will then react accordingly.
  • Toroidal transformer 106 has roughly 10 turns * on the primary side and 40 turns on the secondary side for a ratio of 1:4.
  • Resistors 107 and 108 provide a half-voltage bias reference for this transformer.
  • Di ⁇ odes 109 provide a limiter circuit for an essentially square wave that is picked off of the toroidal coil. The diodes ,109 limit the peak-to-peak signal to- plus or minus 0.6 volts.
  • the signal along line 111 is then applied to integrating and filtering circuitry 112.
  • the first stage 113 provides a passive integrater cir ⁇ cuit.
  • Capacitor 114 and choke 116 following the pas ⁇ sive integrater prevents too big a signal from entering the second stage, which is an active integrater having characteristics for filtering out high frequencies.
  • the signal coming from the integrating and filtering circuitry 112 is in the form of a triangle wave, which is acceptable to the subsequent phase lock loop.
  • the phase lock loop may be provided by a XR211 chip. It is tuned to 17.5 KHz with a plus or minus 3 KHz lock-in range.
  • the output from the phase lock loop along line 118 is a demodulated data signal, which is applied to the MPU.
  • the implementation of the slave controllers is much simpler than that of the master controller.
  • FIGS. 6A and 6B taken together show a suitable imple ⁇ mentation of the slave controller electronics.

Landscapes

  • Business, Economics & Management (AREA)
  • Emergency Management (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Alarm Systems (AREA)
  • Selective Calling Equipment (AREA)

Abstract

Un système d'alarme pourvu d'un contrôleur principal (10) comprend un processeur principal et une unité émettrice commandée par le processeur et produisant un signal de tension comprenant une composante de données et une composante de tension à courant continu ininterrompu. La composante à courant continu est suffisamment puissante pour alimenter tous les dispositifs associés de manière opérationnelle aux différents contrôleurs asservis (11) reliés à une paire torsadée de câbles (12 et 13). L'unité émettrice est reliée de manière appropriée pour communiquer le signal de tension à la paire torsadée. Chaque contrôleur asservi (11) comprend des unités de démodulation de tension recevant le signal de tension et dérivant de ce signal la composante de données et la composante de tension à courant continu ininterrompu. Chaque contrôleur asservi comprend un dispositif de modulation de courant qui est relié à la paire torsadée pour moduler le courant et qui est sous la commande d'un processeur asservi sur la même carte, de manière à trouver un signal de données pour rétablir une communication avec le contrôleur principal. Celui-ci (10) comprend à son tour un dispositif de démodulation de courant recevant le courant modulé par l'intermédiaire de la paire torsadée et envoyant un signal de données au processeur principal.
EP19860907227 1985-11-26 1986-11-26 Technique de communication pour un systeme de commande de surveillance Pending EP0247165A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US80197985A 1985-11-26 1985-11-26
US801979 1997-02-19

Publications (1)

Publication Number Publication Date
EP0247165A1 true EP0247165A1 (fr) 1987-12-02

Family

ID=25182516

Family Applications (1)

Application Number Title Priority Date Filing Date
EP19860907227 Pending EP0247165A1 (fr) 1985-11-26 1986-11-26 Technique de communication pour un systeme de commande de surveillance

Country Status (2)

Country Link
EP (1) EP0247165A1 (fr)
WO (1) WO1987003405A1 (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
RU172213U1 (ru) * 2017-03-22 2017-06-30 Федеральное государственное унитарное предприятие федеральный научно-производственный центр "Производственное объединение "Старт" им. М.В. Проценко" (ФГУП ФНПЦ ПО "Старт" им. М.В. Проценко") Устройство периферийное для интегрированной системы безопасности

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5063371A (en) * 1986-09-29 1991-11-05 Oyer Michael W Aircraft security system
US4933668A (en) * 1986-09-29 1990-06-12 Shepherd Intelligence Systems, Inc. Aircraft security system
FI94085C (fi) * 1987-11-30 1995-07-10 Hochiki Co Palohälytysjärjestelmä
CA2005312A1 (fr) * 1988-12-13 1990-06-13 John Donovan Systeme d'alarme et de securite
FR2679053B1 (fr) * 1991-07-12 1995-01-27 Handycom Systeme d'asservissement notamment par le controle et la commande d'une pluralite de dispositifs de securite.
FR2701581B1 (fr) * 1993-02-12 1995-04-14 Moulinex Sa Ensemble de contrôle du fonctionnement d'appareils électriques.
DE4412653C2 (de) * 1994-04-13 1997-01-09 Schmersal K A Gmbh & Co Überwachungseinrichtung
US5608375A (en) 1995-03-20 1997-03-04 Wheelock Inc. Synchronized visual/audible alarm system
US6906616B1 (en) 1995-03-20 2005-06-14 Wheelock, Inc. Apparatus and method for synchronizing visual/audible alarm units in an alarm system
JPH11353986A (ja) * 1998-06-09 1999-12-24 Keyence Corp 複数エリアセンサ用制御器

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3927404A (en) * 1973-10-18 1975-12-16 Standard Electric Time Corp Time division multiple access communication system for status monitoring
GB1589748A (en) * 1976-09-10 1981-05-20 Matsushita Electric Works Ltd Time division multiplex transmission system
US4535401A (en) * 1982-06-30 1985-08-13 Texas Instruments Incorporated Apparatus and method for providing power from master controller to subcontrollers and data communication therebetween

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See references of WO8703405A1 *

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
RU172213U1 (ru) * 2017-03-22 2017-06-30 Федеральное государственное унитарное предприятие федеральный научно-производственный центр "Производственное объединение "Старт" им. М.В. Проценко" (ФГУП ФНПЦ ПО "Старт" им. М.В. Проценко") Устройство периферийное для интегрированной системы безопасности

Also Published As

Publication number Publication date
WO1987003405A1 (fr) 1987-06-04

Similar Documents

Publication Publication Date Title
US5729212A (en) Gaming device providing high security communications with a remote station
US4559526A (en) Security alarm system
US4933668A (en) Aircraft security system
JP2606812B2 (ja) 遠隔エレベータ監視装置
EP0247165A1 (fr) Technique de communication pour un systeme de commande de surveillance
EP0402539A1 (fr) Détecteurs d'intrusion
US4331952A (en) Redundant sensor adapter
US6308272B1 (en) Security system using existing network and personal computers
EP0147385B1 (fr) Systeme de surveillance de localites
US5459450A (en) Presence-detecting system
US4148020A (en) Fail-safe alarm system utilizing frequency modulated signal detection
US4385287A (en) Multiple alarm condition detection and signalling
US5835025A (en) Portable battery operated power managed event recorder and interrogator system
CN110761680A (zh) 一种门禁防尾随装置及作业门
US5721530A (en) Stand alone mode for alarm-type module
Martin WatchIt. A fully supervised identification, location and tracking system
US5150100A (en) Security system
KR20030068223A (ko) 전력선 통신 방법을 이용한 방범/방재 시스템
WO1987003406A1 (fr) Systeme de commande de surveillance a gestion de memoire amelioree
KR100312078B1 (ko) 화재 감시 및 관리장치
KR20040001725A (ko) 인터넷을 이용한 현장감시제어장치
GB2065348A (en) Multiple alarm condition detection and signalling
CN214334015U (zh) 一种体温测量房卡和系统
CN213458333U (zh) 档案库房防盗入侵报警系统
KR100288842B1 (ko) 재난방지 및 방범 시스템

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT BE CH DE FR GB IT LI LU NL SE

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN

RIN1 Information on inventor provided before grant (corrected)

Inventor name: ZINNERT, ALAN, PAUL

Inventor name: IVASHIN, VICTOR, S.