EP0228136A3 - Communication abstracte de fonctionnement d'un dispositif de contrôle vidéo à balayage à trame à une mémoire d'affichage - Google Patents
Communication abstracte de fonctionnement d'un dispositif de contrôle vidéo à balayage à trame à une mémoire d'affichage Download PDFInfo
- Publication number
- EP0228136A3 EP0228136A3 EP86202317A EP86202317A EP0228136A3 EP 0228136 A3 EP0228136 A3 EP 0228136A3 EP 86202317 A EP86202317 A EP 86202317A EP 86202317 A EP86202317 A EP 86202317A EP 0228136 A3 EP0228136 A3 EP 0228136A3
- Authority
- EP
- European Patent Office
- Prior art keywords
- signalling
- video controller
- raster scan
- scan video
- display memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
- G09G5/39—Control of the bit-mapped memory
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
- G09G5/363—Graphics controllers
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Controls And Circuits For Display Device (AREA)
- Digital Computer Display Output (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US81536285A | 1985-12-30 | 1985-12-30 | |
US815362 | 2001-03-21 |
Publications (2)
Publication Number | Publication Date |
---|---|
EP0228136A2 EP0228136A2 (fr) | 1987-07-08 |
EP0228136A3 true EP0228136A3 (fr) | 1990-03-21 |
Family
ID=25217566
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP86202317A Withdrawn EP0228136A3 (fr) | 1985-12-30 | 1986-12-18 | Communication abstracte de fonctionnement d'un dispositif de contrôle vidéo à balayage à trame à une mémoire d'affichage |
Country Status (2)
Country | Link |
---|---|
EP (1) | EP0228136A3 (fr) |
JP (1) | JPS62294284A (fr) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3038781B2 (ja) * | 1989-04-21 | 2000-05-08 | 日本電気株式会社 | メモリアクセス制御回路 |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2338531A1 (fr) * | 1976-01-19 | 1977-08-12 | Nugraphics Inc | Appareil et procede d'affichage a balayage ligne par ligne pour observer dynamiquement des elements d'image mis en memoire dans un tableau de memoire a acces selectif |
US4237543A (en) * | 1977-09-02 | 1980-12-02 | Hitachi, Ltd. | Microprocessor controlled display system |
EP0121453A1 (fr) * | 1983-02-25 | 1984-10-10 | TEXAS INSTRUMENTS FRANCE Société dite: | Système de visualisation de données sur un écran vidéo en mode graphique |
-
1986
- 1986-12-18 EP EP86202317A patent/EP0228136A3/fr not_active Withdrawn
- 1986-12-27 JP JP61315917A patent/JPS62294284A/ja active Pending
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2338531A1 (fr) * | 1976-01-19 | 1977-08-12 | Nugraphics Inc | Appareil et procede d'affichage a balayage ligne par ligne pour observer dynamiquement des elements d'image mis en memoire dans un tableau de memoire a acces selectif |
US4237543A (en) * | 1977-09-02 | 1980-12-02 | Hitachi, Ltd. | Microprocessor controlled display system |
EP0121453A1 (fr) * | 1983-02-25 | 1984-10-10 | TEXAS INSTRUMENTS FRANCE Société dite: | Système de visualisation de données sur un écran vidéo en mode graphique |
Non-Patent Citations (1)
Title |
---|
IBM TECHNICAL DISCLOSURE BULLETIN, vol. 28, no. 5, October 1985, pages 2240-2243, New York, US; "Circuit for updating bit map-memory of a display adapter" * |
Also Published As
Publication number | Publication date |
---|---|
JPS62294284A (ja) | 1987-12-21 |
EP0228136A2 (fr) | 1987-07-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0149746A3 (fr) | Dispositif interface pour système d'affichage | |
EP0393722A3 (fr) | Circuit de commande de l'accès à la mémoire pour un contrôleur graphique | |
CA2130690A1 (fr) | Systeme d'emission de cartes | |
ES2005092A6 (es) | Un ordenador equipado con una organizacion de memoria de ocultacion y memoria virtual para para almacenamiento de datos. | |
KR100311982B1 (en) | Data processing system and image processing system | |
EP0162653A3 (fr) | Dispositif de bus pour adresser des appareils et sa méthode | |
ES8306900A1 (es) | Sistema digital de representacion de imagenes. | |
KR890003688B1 (en) | Buffer-storage control system | |
EP0194415A3 (fr) | Convertisseur de bus à bus | |
EP0368655A3 (fr) | Système de communication utilisant une mémoire commune | |
KR910005174A (ko) | 이중영역 기억장치 제어기 및 그 제어방법 | |
SE9904271D0 (sv) | Display system | |
WO1986006538A3 (fr) | Circuit de commande de memoire permettant a un systeme de micro-ordinateur d'utiliser des memoires a acces selectif statiques et dynamiques | |
DE3274505D1 (en) | Word processing system | |
EP0175398A3 (fr) | Système de traitement de données comprenant un circuit de commande d'accès en mémoire qui est prévu pour combiner des bits de différents descripteurs associés à des adresses virtuelles | |
AU5297286A (en) | Controlling access in multi-cache system | |
KR910006831A (ko) | 마이크로컴퓨터와의 주변장치 접속용 제어기 | |
EP0228136A3 (fr) | Communication abstracte de fonctionnement d'un dispositif de contrôle vidéo à balayage à trame à une mémoire d'affichage | |
DE3471187D1 (en) | Computer with automatic switching of peripheral units, and peripheral unit suited for such a switching | |
EP0183486A3 (fr) | Interface de microprocesseur pour utilisation dans un système de télécommunication | |
JPS5525176A (en) | Memory unit control system | |
EP0363905A3 (fr) | Dispositif d'entrée sortie pour automate programmable | |
EP0132123A3 (fr) | Appareil de commande d'adresses mémoire | |
JPS55103663A (en) | Micro computer composite unit | |
EP0136182A3 (fr) | Mémoire de commande pour pipeline à niveau multiple pour l'enchaínement des micro-instructions d'un CPU |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
AK | Designated contracting states |
Kind code of ref document: A2 Designated state(s): DE FR GB IT |
|
PUAL | Search report despatched |
Free format text: ORIGINAL CODE: 0009013 |
|
AK | Designated contracting states |
Kind code of ref document: A3 Designated state(s): DE FR GB IT |
|
17P | Request for examination filed |
Effective date: 19900919 |
|
17Q | First examination report despatched |
Effective date: 19920703 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN |
|
18D | Application deemed to be withdrawn |
Effective date: 19921114 |
|
RIN1 | Information on inventor provided before grant (corrected) |
Inventor name: LI, JAN-KWEI JACK Inventor name: KAPLINSKY, CECIL HERTZ |