EP0221437A3 - Circuit de correction du vacillement - Google Patents

Circuit de correction du vacillement Download PDF

Info

Publication number
EP0221437A3
EP0221437A3 EP86114560A EP86114560A EP0221437A3 EP 0221437 A3 EP0221437 A3 EP 0221437A3 EP 86114560 A EP86114560 A EP 86114560A EP 86114560 A EP86114560 A EP 86114560A EP 0221437 A3 EP0221437 A3 EP 0221437A3
Authority
EP
European Patent Office
Prior art keywords
circuit
jitter
phase
locked loop
jitter correction
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP86114560A
Other languages
German (de)
English (en)
Other versions
EP0221437A2 (fr
Inventor
Shuji Yanase
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sanyo Electric Co Ltd
Original Assignee
Sanyo Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from JP61027669A external-priority patent/JPS62202691A/ja
Priority claimed from JP61028142A external-priority patent/JPH0773364B2/ja
Application filed by Sanyo Electric Co Ltd filed Critical Sanyo Electric Co Ltd
Publication of EP0221437A2 publication Critical patent/EP0221437A2/fr
Publication of EP0221437A3 publication Critical patent/EP0221437A3/fr
Withdrawn legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/76—Television signal recording
    • H04N5/91—Television signal processing therefor
    • H04N5/93—Regeneration of the television signal or of selected parts thereof
    • H04N5/95—Time-base error compensation

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
EP86114560A 1985-11-06 1986-10-21 Circuit de correction du vacillement Withdrawn EP0221437A3 (fr)

Applications Claiming Priority (8)

Application Number Priority Date Filing Date Title
JP171068/85 1985-08-05
JP17106785 1985-11-06
JP17106885 1985-11-06
JP171067/85 1985-11-06
JP27669/86 1986-02-10
JP61027669A JPS62202691A (ja) 1985-08-05 1986-02-10 ジツタ補正回路
JP28142/86 1986-02-12
JP61028142A JPH0773364B2 (ja) 1985-11-06 1986-02-12 ジツタ補正回路

Publications (2)

Publication Number Publication Date
EP0221437A2 EP0221437A2 (fr) 1987-05-13
EP0221437A3 true EP0221437A3 (fr) 1989-02-22

Family

ID=27458735

Family Applications (1)

Application Number Title Priority Date Filing Date
EP86114560A Withdrawn EP0221437A3 (fr) 1985-11-06 1986-10-21 Circuit de correction du vacillement

Country Status (2)

Country Link
US (1) US4729025A (fr)
EP (1) EP0221437A3 (fr)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL8801340A (nl) * 1988-05-25 1989-12-18 Philips Nv Inrichting voor het afleiden van een variabele bemonsteringsfrekwentie.
US4914418A (en) * 1989-01-03 1990-04-03 Emerson Electric Co. Outbound detector system and method
US5010403A (en) * 1990-04-12 1991-04-23 Tektronix, Inc. Measurement of timebase jitter for component video
US5532886A (en) * 1992-05-28 1996-07-02 Conner Peripherals, Inc. Data stream smoothing method and circuit for a tape drive
US5506627A (en) * 1994-06-10 1996-04-09 Tektronix, Inc. Phase locked loop chain for locking audio sampling to serial digital component vide timing
US5717469A (en) * 1994-06-30 1998-02-10 Agfa-Gevaert N.V. Video frame grabber comprising analog video signals analysis system
US5600379A (en) * 1994-10-13 1997-02-04 Yves C. Faroudia Television digital signal processing apparatus employing time-base correction
KR100208710B1 (ko) * 1995-12-27 1999-07-15 윤종용 비디오 신호처리시스템에서 비표준의 동기신호를 처리하기 위한 장치 및 그 방법
US6226045B1 (en) 1997-10-31 2001-05-01 Seagate Technology Llc Dot clock recovery method and apparatus
US6650704B1 (en) 1999-10-25 2003-11-18 Irvine Sensors Corporation Method of producing a high quality, high resolution image from a sequence of low quality, low resolution images that are undersampled and subject to jitter
US8934627B2 (en) * 2001-06-25 2015-01-13 Aprolase Development Co., Llc Video event capture, storage and processing method and apparatus
US6967688B1 (en) * 2001-07-13 2005-11-22 National Semiconductor Corporation Method and apparatus that reduces jitter in a display by providing temporal hysteresis
JP5143341B2 (ja) * 2004-02-18 2013-02-13 株式会社アドバンテスト ジッタ測定装置、ジッタ測定方法およびプログラム

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3959815A (en) * 1974-01-28 1976-05-25 Basf Aktiengesellschaft Arrangements for time base error compensation
US4212027A (en) * 1974-04-25 1980-07-08 Ampex Corporation Time base compensator
FR2543391A1 (fr) * 1983-03-22 1984-09-28 Victor Company Of Japan Circuit generateur d'impulsions d'horloge pour un appareil de reproduction d'un signal video en couleurs
EP0149087A2 (fr) * 1983-12-14 1985-07-24 TELEFUNKEN Fernseh und Rundfunk GmbH Circuit pour la compression ou l'expansion du temps d'un signal vidéo
EP0152922A2 (fr) * 1984-02-14 1985-08-28 Sony Corporation Méthode et système pour traiter des signaux vidéo numériques incorporant des caractéristiques de correction de phase

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS54130862A (en) * 1978-04-03 1979-10-11 Fujitsu Ltd Pll anomaly detector circuit
JPS6079895A (ja) * 1983-10-06 1985-05-07 Nec Corp デイジタルメモリカラ−フレ−ミング回路

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3959815A (en) * 1974-01-28 1976-05-25 Basf Aktiengesellschaft Arrangements for time base error compensation
US4212027A (en) * 1974-04-25 1980-07-08 Ampex Corporation Time base compensator
FR2543391A1 (fr) * 1983-03-22 1984-09-28 Victor Company Of Japan Circuit generateur d'impulsions d'horloge pour un appareil de reproduction d'un signal video en couleurs
EP0149087A2 (fr) * 1983-12-14 1985-07-24 TELEFUNKEN Fernseh und Rundfunk GmbH Circuit pour la compression ou l'expansion du temps d'un signal vidéo
EP0152922A2 (fr) * 1984-02-14 1985-08-28 Sony Corporation Méthode et système pour traiter des signaux vidéo numériques incorporant des caractéristiques de correction de phase

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
N.H.K LABORATORIES NOTE, no. 304, September 1984, pages 1-12, Tokyo, JP; Y. NINOMIYA et al.: "A single channel HDTV broadcast system - the muse" *
N.H.K. LABORATORIES NOTE, no. 290, September 1983, pages 3-12, Tokyo, JP; Y. OHTSUKA et al.: "A time-base corrector and other signal-processing equipment for a high-definition television video tape recorder" *
PATENT ABSTRACTS OF JAPAN, vol. 3, no. 150 (E-158), 11th December 1979, page 93, E158; & JP-A-54 130 862 (FUJITSU K.K.) 10-11-1979 *

Also Published As

Publication number Publication date
US4729025A (en) 1988-03-01
EP0221437A2 (fr) 1987-05-13

Similar Documents

Publication Publication Date Title
EP0221437A3 (fr) Circuit de correction du vacillement
EP0218406A3 (fr) Circuit pour la génération d'une horloge d'échantillonnage
EP0315489A3 (fr) Générateur de signal à acquisition rapide comprenant une boucle d'asservissement de fréquence
EP0373750A3 (fr) Générateur de signal décalé en phase
CA2125443A1 (fr) Circuit pour oscillateur controlable
EP0369660A3 (fr) Synthétiseur de fréquence à micro-ondes comprenant un générateur à fréquence offset
CA2209290A1 (fr) Synthetiseur de frequence
DE3566480D1 (en) Frequency synthesis circuit for the generation of an analogous signal with a digitally stepwise tunable frequency
EP0378190A3 (fr) Boucle d'asservissement de phase numérique
JPS57203213A (en) Clock signal reproducing circuit
AU4749279A (en) Time signal recovery during digital signal transmission
CA2052589A1 (fr) Dispositif de conversion de frequence
CA2192881A1 (fr) Circuit a boucle a asservissement de phase et dispositif reducteur de bruit pour ce circuit
EP0204464B1 (fr) Circuit de synchronisation d'horloge incorporant un oscillateur commandé par tension
SG28382G (en) Multiple frequency digital phase locked loop
DE3852954T2 (de) Integrierbare phasenregelschleife.
JPS57118444A (en) Processor of transmitted signal
JPS642484A (en) Clock synchronizing circuit of sampling rate converting circuit
JPS6412691A (en) Video signal sampling circuit
JPS6446318A (en) Phase locked loop circuit
CA2067493A1 (fr) Circuit d'echantillonnage de composantes de signal et circuit de reproduction des echantillons
JPH0632165B2 (ja) ピツチコントロ−ル装置
JPS5620355A (en) Clock signal forming circuit
JPS57143936A (en) Frequency synthesizer
CA2088187A1 (fr) Circuit de demodulation fm

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): DE FR GB

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): DE FR GB

17P Request for examination filed

Effective date: 19890703

17Q First examination report despatched

Effective date: 19910809

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION HAS BEEN WITHDRAWN

18W Application withdrawn

Withdrawal date: 19911219

RIN1 Information on inventor provided before grant (corrected)

Inventor name: YANASE, SHUJI