EP0177422B1 - Method of producing gate electrodes of silicide or silicium for an integrated circuit with insulated gate field effect transistors - Google Patents
Method of producing gate electrodes of silicide or silicium for an integrated circuit with insulated gate field effect transistors Download PDFInfo
- Publication number
- EP0177422B1 EP0177422B1 EP85401912A EP85401912A EP0177422B1 EP 0177422 B1 EP0177422 B1 EP 0177422B1 EP 85401912 A EP85401912 A EP 85401912A EP 85401912 A EP85401912 A EP 85401912A EP 0177422 B1 EP0177422 B1 EP 0177422B1
- Authority
- EP
- European Patent Office
- Prior art keywords
- layer
- silicide
- gate electrodes
- producing
- silicide gate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 title claims description 42
- 229910021332 silicide Inorganic materials 0.000 title claims description 41
- 238000000034 method Methods 0.000 title claims description 25
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 title claims description 13
- 230000005669 field effect Effects 0.000 title 1
- 229910052751 metal Inorganic materials 0.000 claims description 21
- 239000002184 metal Substances 0.000 claims description 21
- 238000004519 manufacturing process Methods 0.000 claims description 16
- 230000000873 masking effect Effects 0.000 claims description 12
- 239000004065 semiconductor Substances 0.000 claims description 9
- 229910052710 silicon Inorganic materials 0.000 claims description 9
- 239000010703 silicon Substances 0.000 claims description 9
- 230000008030 elimination Effects 0.000 claims description 8
- 238000003379 elimination reaction Methods 0.000 claims description 8
- 238000000137 annealing Methods 0.000 claims description 7
- 238000000151 deposition Methods 0.000 claims description 5
- 230000007935 neutral effect Effects 0.000 claims description 5
- 229910052715 tantalum Inorganic materials 0.000 claims description 5
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 claims description 5
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 4
- 239000012298 atmosphere Substances 0.000 claims description 4
- 238000000206 photolithography Methods 0.000 claims description 4
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 4
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 claims description 2
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 claims description 2
- 229910045601 alloy Inorganic materials 0.000 claims description 2
- 239000000956 alloy Substances 0.000 claims description 2
- 230000015572 biosynthetic process Effects 0.000 claims description 2
- 229910052750 molybdenum Inorganic materials 0.000 claims description 2
- 239000011733 molybdenum Substances 0.000 claims description 2
- 229910052719 titanium Inorganic materials 0.000 claims description 2
- 239000010936 titanium Substances 0.000 claims description 2
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 claims description 2
- 229910052721 tungsten Inorganic materials 0.000 claims description 2
- 239000010937 tungsten Substances 0.000 claims description 2
- 239000012300 argon atmosphere Substances 0.000 claims 1
- 238000009413 insulation Methods 0.000 claims 1
- 230000001131 transforming effect Effects 0.000 claims 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 18
- 238000001444 catalytic combustion detection Methods 0.000 description 7
- 239000011347 resin Substances 0.000 description 6
- 229920005989 resin Polymers 0.000 description 6
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 4
- 239000012071 phase Substances 0.000 description 4
- 230000008021 deposition Effects 0.000 description 3
- 239000012212 insulator Substances 0.000 description 3
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 description 2
- VYZAMTAEIAYCRO-UHFFFAOYSA-N Chromium Chemical compound [Cr] VYZAMTAEIAYCRO-UHFFFAOYSA-N 0.000 description 2
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 2
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- 238000005229 chemical vapour deposition Methods 0.000 description 2
- 238000005530 etching Methods 0.000 description 2
- 230000003647 oxidation Effects 0.000 description 2
- 238000007254 oxidation reaction Methods 0.000 description 2
- 229910052814 silicon oxide Inorganic materials 0.000 description 2
- 239000000758 substrate Substances 0.000 description 2
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 229910052786 argon Inorganic materials 0.000 description 1
- 239000013043 chemical agent Substances 0.000 description 1
- 229910052804 chromium Inorganic materials 0.000 description 1
- 239000011651 chromium Substances 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 229910052752 metalloid Inorganic materials 0.000 description 1
- 150000002738 metalloids Chemical class 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 238000002161 passivation Methods 0.000 description 1
- 229910052698 phosphorus Inorganic materials 0.000 description 1
- 239000011574 phosphorus Substances 0.000 description 1
- 238000003860 storage Methods 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 239000012808 vapor phase Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66946—Charge transfer devices
- H01L29/66954—Charge transfer devices with an insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
- H01L21/0271—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers
- H01L21/0272—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers for lift-off processes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42396—Gate electrodes for field effect devices for charge coupled devices
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/147—Silicides
Definitions
- the present invention relates to a process for producing silicide or silicon grids for an integrated circuit comprising elements of the grid-insulator-semiconductor type. It relates, in particular, to a new method making it possible to obtain a very small spacing between gates, which gives integrated circuits, in particular charge transfer devices or circuits using elements of the MOS (metal-oxide-semiconductor) type. , very compact.
- MOS metal-oxide-semiconductor
- the grids are made of a conductive material which can be, for example, a metal such as aluminum, a metalloid such as polycrystalline silicon highly doped or formed of a double layer of polycrystalline silicon strongly doped covered with a silicide.
- a metal such as aluminum
- a metalloid such as polycrystalline silicon highly doped or formed of a double layer of polycrystalline silicon strongly doped covered with a silicide.
- the object of the present invention is to remedy this drawback by providing a new method for producing silicide grids for an integrated circuit comprising elements of the grid-insulator-semiconductor type making it possible to have a spacing between grids of less than 1 ⁇ m.
- the overhang is obtained by deoxidation of the oxide layer and the length over which this deoxidation occurs is a function of the thickness of the oxide layer and the deoxidation time.
- the length of the overhang is obtained by deoxidation of the oxide layer and the length over which this deoxidation occurs is a function of the thickness of the oxide layer and the deoxidation time.
- a thin and continuous layer 2 of an insulating material such as silicon oxide (Si0 2 ) we covers this silicon oxide layer with a layer 3 of suitably doped polycrystalline silicon.
- silicon oxide Si0 2
- a layer 3 of suitably doped polycrystalline silicon Typically, polycrystalline silicon is doped with phosphorus.
- the metal layer 4 is deposited on this layer 3 of polycrystalline silicon.
- the metal layer 4 is made of a metal capable of reacting with polycrystalline silicon to give a silicide.
- the metal layer can be made of tungsten, molybdenum, titanium, tantalum, chromium, nickel.
- it will preferably be made of tantalum, because the tantalum alloyed with silicon is almost inert to the chemical agents used during the other phases of the process, in particular hydrofluoric acid.
- an oxide layer 5 is deposited in the vapor phase.
- This deposition can be carried out at atmospheric pressure or at low pressure, according to known conventional methods under the English names "chemical vapor deposition (CVD) and” low temperature oxidation (LTO).
- CVD chemical vapor deposition
- LTO low temperature oxidation
- This deposition is preferably carried out at a temperature below the temperature of formation of the alloy.
- the thickness of the layer is chosen precisely. Indeed, as explained below, the thickness of the oxide layer is one of the parameters determining the spacing between grids.
- a masking layer 6 is deposited which is preferably made of silicon nitride (Si 3 N 4 ). We therefore obtain the structure shown in Figure 1a.
- windows in the masking layer 6 are opened, the dimensions d of which correspond to those of the grids which it is desired to produce.
- a photosensitive resin 7 of positive type for example, is deposited on the layer 6 of silicon nitride. The resin is baked to harden it. Then, a mask, chrome on glass for example, is applied to the resin, the purpose of which is to define the windows to be opened.
- the resin is exposed to ultraviolet rays through the mask in order to polymerize it in places not protected by the mask, then it is developed in an appropriate product which dissolves the polymerized resin while leaving the non-polymerized resin.
- the layer 6 of silicon nitride is then etched to obtain the windows d.
- the layer 5 of pyrolytic oxide is then removed so as to create an overhang of length e determined under the masking layer.
- a deoxidation of said layer is carried out in a solution of hydrofluoric acid for example which dissolves the oxide while leaving the metal layer intact, in particular when this layer is in tantalum.
- the deoxidation occurs over a length e which corresponds at least to the thickness of the layer 6 and which can be modulated as a function of the deoxidation time.
- the metal layer located in the opening thus produced is then removed by etching as shown in FIG. 1b.
- a new layer 8 of the metal is deposited over the entire circuit, giving a silicide. This layer is deposited on the polycrystalline silicon in the opening over a distance d as shown in FIG. 1c.
- the entire circuit is then subjected to annealing in a neutral atmosphere, for example argon, in order to transform into silicide the parts where the metal layer 4 and 8 is in contact with the layer 3 of polycrystalline silicon.
- Annealing is preferably carried out at a temperature between 900 ° C and 1100 ° C in about 30 minutes.
- the polycrystalline silicon located between the silicide parts is removed so as to isolate the gates g.
- This elimination of polycrystalline silicon can be carried out by dry etching or by dry oxidation.
- the grids can be produced only from polycrystalline silicon by eliminating the layer 9 of silicide. This elimination is carried out by etching. This type of grids is particularly interesting in the case of photo-mos sensors where the grids must be transparent.
- the grids are then optionally covered with a passivation layer 10 as shown in FIG. 1e.
- This process is particularly interesting for the production of charge transfer devices of the CCD type (for Charge Coupied Device in English) which consist of several sets of MIS (Metal Insulating Semiconductor) capacities juxtaposed forming storage and transfer capacities.
- CCD Charge Coupied Device in English
- MIS Metal Insulating Semiconductor
- the method of the present invention is also interesting in the case of CCDs with two levels of grids.
- the spacing e between the grids g 2 is at least 2 to 3 ⁇ m, because the photolithography techniques usually used to produce the second level of grids do not allow have a smaller spacing.
- the covering of the grid g 2 on the grid g is carried out over a distance of at least 1 ⁇ m, which gives for the grid g, a width of at least 4 to 5 ⁇ .Lm.
- Figure 2b using the method of the present invention, it is possible to obtain a spacing e 2 between the gates g, of less than 1 ⁇ m. It is therefore possible to produce a grid g, having a width of less than 3 ⁇ m.
- the first level of grids in polycrystalline silicon and the second level of grids in silicide.
- the first level of grids is preferably produced using known technology since the spacing between grids. must be sufficient to receive the second level of grids.
- the second level of silicide grids is produced using the method of the present invention.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Electrodes Of Semiconductors (AREA)
Description
La présente invention concerne un procédé de réalisation de grilles en siliciure ou en silicium pour circuit intégré comportant des éléments du type grille-isolant-semiconductcur. Elle concerne, en particulier, un nouveau procédé permettant d'obtenir un espacement entre grilles très faible, ce qui donne des circuits intégrés, notamment des dispositifs à transfert de charge ou des circuits utilisant des éléments de type MOS (métal-oxyde-semiconducteur), très compacts.The present invention relates to a process for producing silicide or silicon grids for an integrated circuit comprising elements of the grid-insulator-semiconductor type. It relates, in particular, to a new method making it possible to obtain a very small spacing between gates, which gives integrated circuits, in particular charge transfer devices or circuits using elements of the MOS (metal-oxide-semiconductor) type. , very compact.
Dans les circuits ci-dessus, les grilles sont réalisées en un matériau conducteur qui peut être, par exemple, un métal tel que l'aluminium, un métalloïde tel que du silicium polycristallin fortement dopé ou formé d'une double couche de silicium polycristallin fortement dopé recouvert d'un siliciure. Pour réaliser notamment les grilles en silicium polycristallin ou les grilles a double couche silicium potycristaffin-sificiure, on utilise la technique habituelle de photolithogravure. Ainsi, selon un des procédés habituels, pour réaliser des grilles à double couche silicium polycristallin-siliciure, après avoir délimité les éléments du circuit en ouvrant des fenêtres dans une couche d'isolant épais recouvrant le substrat semiconducteur et déposé une couche mince d'isolant, on dépose sur l'ensemble du circuit une couche de silicium polycristallin que l'on recouvre d'une couche d'un métal donnant un siliciure. Puis par masquage, insolation, développement et gravure, on délimite les grilles. On soumet ensuite l'ensemble à un recuit dans une atmosphère neutre pour transformer la couche métallique au contact du silicium polycristallin en siliciure. Ce procédé est très simple. Toutefois, il ne permet pas l'obtention d'un espacement entre grilles inférieur à 2,5 ktm.In the above circuits, the grids are made of a conductive material which can be, for example, a metal such as aluminum, a metalloid such as polycrystalline silicon highly doped or formed of a double layer of polycrystalline silicon strongly doped covered with a silicide. To produce in particular the polycrystalline silicon grids or the double-layer potycrystaffin-sificiure silicon grids, the usual photolithography technique is used. Thus, according to one of the usual methods, for producing grids with a double layer of polycrystalline silicon-silicide, after having delimited the elements of the circuit by opening windows in a layer of thick insulator covering the semiconductor substrate and deposited a thin layer of insulator , a layer of polycrystalline silicon is deposited over the entire circuit, which is covered with a layer of a metal giving a silicide. Then by masking, exposure, development and engraving, we define the grids. The assembly is then subjected to annealing in a neutral atmosphere to transform the metallic layer in contact with the polycrystalline silicon into silicide. This process is very simple. However, it does not allow a spacing between grids of less than 2.5 ktm to be obtained.
La présente invention a pour but de remédier à cet inconvénient en fournissant un nouveau procédé de réalisation de grilles en siliciure pour circuit intégré comportant des éléments du type grille-isolant-semiconducteur permettant d'avoir un espacement entre grilles inférieur à 1 ¡.Lm.The object of the present invention is to remedy this drawback by providing a new method for producing silicide grids for an integrated circuit comprising elements of the grid-insulator-semiconductor type making it possible to have a spacing between grids of less than 1 µm.
Ainsi, la présente invention a pour objet un procédé de réalisation de grilles en siliciure pour circuit intégré comportant des éléments du type grille-isolant-semiconducteur, caractérisé par les étapes suivantes :
- - dépôt successif, sur l'isolant recouvrant le semiconducteur, d'une couche de silicium polycristallin convenablement dopé, d'une couche de métal donnant un siliciure, d'une couche d'oxyde et d'une couche de masquage,
- - réalisation, de manière connue, d'ouvertures dans la couche de masquage,
- - réalisation, au niveau des ouvertures, d'un surplomb sous la couche de masquage par élimination de la couche d'oxyde sur une certaine longueur,
- - élimination de la couche métallique délimitée par le surplomb,
- - dépôt, dans les ouvertures, d'une nouvelle couche de métal donnant un siliciure,
- - recuit de l'ensemble du circuit dans une atmosphère neutre pour transformer les parties ou la couche de métal est en contact avec la couche de silicium polycristallin, en siliciure,
- - élimination des couches recouvrant les parties en siliciure, puis,
- - élimination du silicium polycristallin entre les parties en siliciure pour délimiter les grilles.
- - successive deposition, on the insulator covering the semiconductor, of a layer of suitably doped polycrystalline silicon, of a layer of metal giving a silicide, of an oxide layer and of a masking layer,
- - production, in a known manner, of openings in the masking layer,
- - realization, at the level of the openings, of an overhang under the masking layer by elimination of the oxide layer over a certain length,
- - elimination of the metallic layer delimited by the overhang,
- - deposit, in the openings, of a new layer of metal giving a silicide,
- annealing of the entire circuit in a neutral atmosphere to transform the parts where the metal layer is in contact with the polycrystalline silicon layer, into silicide,
- - elimination of the layers covering the silicide parts, then,
- - elimination of polycrystalline silicon between the silicide parts to delimit the grids.
Avec ce procédé, on peut contrôler très efficacement la longueur du surplomb qui détermine en fait l'espacement entre grilles comme expliqué de manière plus détaillée ci-après. En effet, le surplomb est obtenu par désoxydation de la couche d'oxyde et la longueur sur laquelle se produit cette désoxydation est fonction de l'épaisseur de la couche d'oxyde et du temps de désoxydation. Ainsi, en contrôlant ces deux paramètres, on contrôle la longueur du surplomb et, en conséquence, l'espacement entre grilles.With this method, one can very effectively control the length of the overhang which actually determines the spacing between grids as explained in more detail below. Indeed, the overhang is obtained by deoxidation of the oxide layer and the length over which this deoxidation occurs is a function of the thickness of the oxide layer and the deoxidation time. Thus, by controlling these two parameters, one controls the length of the overhang and, consequently, the spacing between grids.
D'autres caractéristiques et avantages de la présente invention apparaîtront à la lecture de la description d'un mode de réalisation préférentiel faite avec référence au dessin ci-annexé dans lequel :
- - les figures 1a à 1e représentent schématiquement les différentes étapes du procédé de réalisation de grilles en siliciure conforme à la présente invention; et
- - les figures 2a et 2b représentent schématiquement un circuit à deux niveaux de grilles obtenu respectivement selon un procédé de l'art antérieur et selon le procédé de la présente invention.
- - Figures 1a to 1e schematically show the different stages of the process for producing silicide grids according to the present invention; and
- - Figures 2a and 2b schematically show a circuit with two levels of grids obtained respectively according to a method of the prior art and according to the method of the present invention.
Sur les figures, les mêmes références désignent les mêmes éléments, mais pour des raisons de clarté, les cotes et proportions des divers éléments ne sont pas respectées.In the figures, the same references designate the same elements, but for reasons of clarity, the dimensions and proportions of the various elements are not observed.
Conformément au procédé de la présente invention, après avoir réalisé sur un substrat semiconducteur 1, en silicium de type p par exemple, une couche mince et continue 2 d'un matériau isolant tel que de l'oxyde de silicium (Si02), on recouvre cette couche d'oxyde de silicium d'une couche 3 de silicium polycristallin convenablement dopé. De manière typique, le silicium polycristallin est dopé au phosphore.According to the method of the present invention, after having produced on a semiconductor substrate 1, in p-type silicon for example, a thin and
Sur cette couche 3 de silicium polycristallin, on dépose une couche métallique 4. La couche métallique 4 est réalisée en un métal susceptible de réagir avec le silicium polycristallin pour donner un siliciure. A titre d'exemple, la couche métallique peut être réalisée en tungstène, en molybdène, en titane, en tantale, en chrome, en nickel. Toutefois, elle sera de préférence réalisée en tantale, car le tantale allié au silicium est quasiment inerte aux agents chimiques utilisés lors des autres phases du procédé, en particulier à l'acide fluorhydrique.On this layer 3 of polycrystalline silicon, a metal layer 4 is deposited. The metal layer 4 is made of a metal capable of reacting with polycrystalline silicon to give a silicide. For example, the metal layer can be made of tungsten, molybdenum, titanium, tantalum, chromium, nickel. However, it will preferably be made of tantalum, because the tantalum alloyed with silicon is almost inert to the chemical agents used during the other phases of the process, in particular hydrofluoric acid.
Sur la couche métallique, on dépose en phase vapeur une couche 5 d'oxyde. Ce dépôt peut être réalisé à pression atmosphérique ou à basse pression, selon les procédés classiques connus sous les dénominations anglaises « chemical vapor deposition (CVD) et « low temperature oxydation (LTO). Ce dépôt est réalisé de préférence à une température inférieure à la température de formation de l'alliage. D'autre part, l'épaisseur de la couche est choisie de manière précise. En effet, comme expliqué ci-après, l'épaisseur de la couche d'oxyde est un des paramètres déterminant l'espacement entre grilles.On the metal layer, an
Sur cette couche d'oxyde pyrolytique, on dépose une couche 6 de masquage qui est réalisée de préférence en nitrure de silicium (Si3N4). On obtient donc la structure représentée à la figure 1a.On this layer of pyrolytic oxide, a masking layer 6 is deposited which is preferably made of silicon nitride (Si 3 N 4 ). We therefore obtain the structure shown in Figure 1a.
Ensuite, en utilisant la technique connue de photolithogravure, on ouvre dans la couche de masquage 6 des fenêtres dont les dimensions d correspondent à celles des grilles que l'on veut réaliser. Pour cela, de manière connue, on dépose sur la couche 6 de nitrure de silicium une résine 7 photosensible de type positif par exemple. On cuit la résine pour la durcir. Ensuite, on applique sur la résine un masque, chrome sur verre par exemple, ayant pour objet de délimiter les fenêtres à ouvrir.Then, using the known photolithography technique, windows in the masking layer 6 are opened, the dimensions d of which correspond to those of the grids which it is desired to produce. For this, in known manner, a photosensitive resin 7 of positive type, for example, is deposited on the layer 6 of silicon nitride. The resin is baked to harden it. Then, a mask, chrome on glass for example, is applied to the resin, the purpose of which is to define the windows to be opened.
On insole la résine aux rayons ultraviolets à travers le masque pour la polymériser aux endroits non protégés par le masque puis on développe dans un produit approprié qui dissout la résine polymérisée en laissant subsister la résine non polymérisée. On grave alors la couche 6 de nitrure de silicium pour obtenir les fenêtres d.The resin is exposed to ultraviolet rays through the mask in order to polymerize it in places not protected by the mask, then it is developed in an appropriate product which dissolves the polymerized resin while leaving the non-polymerized resin. The layer 6 of silicon nitride is then etched to obtain the windows d.
On élimine alors la couche 5 d'oxyde pyrolytique de manière à créer un surplomb de longueur e déterminée sous la couche de masquage. Pour cela, on réalise une désoxydation de ladite couche dans une solution d'acide fluorhydrique par exemple qui dissout l'oxyde en laissant intact la couche métallique, notamment lorsque cette couche est en tantale. La désoxydation se produit sur une longueur e qui correspond au moins à l'épaisseur de la couche 6 et qui peut être modulée en fonction du temps de désoxydation.The
On élimine alors par gravure la couche de métal se trouvant dans l'ouverture ainsi réalisée comme représenté sur la figure 1b.The metal layer located in the opening thus produced is then removed by etching as shown in FIG. 1b.
Ensuite, on redépose sur l'ensemble du circuit une nouvelle couche 8 du métal donnant un siliciure. Cette couche se dépose sur le silicium polycristallin dans l'ouverture sur une distance d comme représenté sur la figure 1c.Then, a new layer 8 of the metal is deposited over the entire circuit, giving a silicide. This layer is deposited on the polycrystalline silicon in the opening over a distance d as shown in FIG. 1c.
On soumet alors l'ensemble du circuit à un recuit dans une atmosphère neutre, par exemple en argon, pour transformer en siliciure les parties ou la couche métallique 4 et 8 est en contact avec la couche 3 de silicium polycristallin. Le recuit est réalisé de préférence à une température comprise entre 900 °C et 1100 °C en environ 30 minutes.The entire circuit is then subjected to annealing in a neutral atmosphere, for example argon, in order to transform into silicide the parts where the metal layer 4 and 8 is in contact with the layer 3 of polycrystalline silicon. Annealing is preferably carried out at a temperature between 900 ° C and 1100 ° C in about 30 minutes.
On élimine ensuite par attaque chimique les différentes couches 5, 6, 8 recouvrant les parties en siliciure 9, ce qui donne la structure représentée à la figure 1d.The
Puis, on enlève le silicium polycristallin se trouvant entre les parties en siliciure de manière à isoler les grilles g. Cette élimination du silicium polycristallin peut être réalisée par gravure sèche ou par oxydation sèche.Then, the polycrystalline silicon located between the silicide parts is removed so as to isolate the gates g. This elimination of polycrystalline silicon can be carried out by dry etching or by dry oxidation.
Eventuellement, on peut réaliser les grilles uniquement en silicium polycristallin en éliminant la couche 9 de siliciure. Cette élimination est réalisée par gravure. Ce type de grilles est particulièrement intéressant dans le cas des senseurs à photo-mos où les grilles doivent être transparentes.Optionally, the grids can be produced only from polycrystalline silicon by eliminating the
On recouvre alors éventuellement les grilles d'une couche de passivation 10 comme représenté à la figure 1e.The grids are then optionally covered with a
Ainsi, avec le procédé ci-dessus, il est possible de réaliser des grilles à double couche silicium polycristallin-siliciure ou des grilles en silicium présentant entre elles un espacement e bien défini. Cet espacement n'est plus fonction des techniques de masquage utilisées mais de l'épaisseur de la couche d'oxyde qui peut être contrôlée à des valeurs très faibles et de la précision du temps de désoxydation.Thus, with the above method, it is possible to produce grids with a double layer of polycrystalline silicon-silicide or silicon grids having a well defined spacing e between them. This spacing is no longer a function of the masking techniques used but of the thickness of the oxide layer which can be controlled at very low values and the precision of the deoxidation time.
Ce procédé est particulièrement intéressant pour la réalisation de dispositifs à transfert de charge du type CCD (pour Charge Coupied Device en anglais) qui sont constitués de plusieurs ensembles de capacités MIS (Metal Isolant Semiconducteur) juxtaposées formant des capacités de stockage et de transfert.This process is particularly interesting for the production of charge transfer devices of the CCD type (for Charge Coupied Device in English) which consist of several sets of MIS (Metal Insulating Semiconductor) capacities juxtaposed forming storage and transfer capacities.
Avec le procédé de la présente invention, il est possible de réaliser des CCD à un seul niveau de grilles en siliciure plus compacts que les CCD actuellement disponibles. Ainsi on peut réaliser un CCD fonctionnant en trois phases présentant un pas de 9 µm ou un CCD fonctionnant en quatre phases présentant un pas de 12 µm.With the method of the present invention, it is possible to produce CCDs with a single level of silicide grids more compact than the CCDs currently available. Thus, a CCD operating in three phases having a pitch of 9 μm or a CCD operating in four phases having a pitch of 12 μm can be produced.
Cela permet d'obtenir un gain sur la densité des étages CCD et d'avoir un couplage en phases plus faible.This makes it possible to obtain a gain on the density of the CCD stages and to have a weaker phase coupling.
Le procédé de la présente invention est aussi intéressant dans le cas des CCD à deux niveaux de grilles. En effet, comme représenté sur la figure 2a, l'espacement e, entre les grilles g2 est d'au moins 2 à 3 µm, car les techniques de photolithogravure habituellement utilisées, pour réaliser le second niveau de grilles ne permettent pas d'avoir un espacement plus faible. D'autre part, le recouvrement de la grille g2 sur la grille g, est réalisé sur une distance d'au moins 1 µm, ce qui donne pour la grille g, une largeur d'au moins 4 à 5 ¡.Lm. Or, comme représenté sur la figure 2b. en utilisant le procédé de la présente invention, il est possible d'obtenir un espacement e2 entre les grilles g, inférieur à 1 µm. Il est donc possible de réaliser une grille g, présentant une largeur inférieure à 3 µm.The method of the present invention is also interesting in the case of CCDs with two levels of grids. In fact, as shown in FIG. 2a, the spacing e between the grids g 2 is at least 2 to 3 μm, because the photolithography techniques usually used to produce the second level of grids do not allow have a smaller spacing. On the other hand, the covering of the grid g 2 on the grid g, is carried out over a distance of at least 1 μm, which gives for the grid g, a width of at least 4 to 5 ¡.Lm. However, as shown in Figure 2b. using the method of the present invention, it is possible to obtain a spacing e 2 between the gates g, of less than 1 μm. It is therefore possible to produce a grid g, having a width of less than 3 μm.
D'autre part, dans le cas de deux niveaux de grilles, on peut envisager de réaliser le premier niveau de grilles en silicium polycristallin et le deuxième niveau de grilles en siliciure. Ceci est intéressant pour la réalisation de dispositifs photosensibles. Dans ce cas, le premier niveau de grilles est réalisé de préférence en utilisant la technologie connue puisque l'espacement entre grilles. doit être suffisant pour recevoir le deuxième niveau de grilles. Toutefois, après avoir déposé sur le premier niveau de grilles une couche d'isolant, on réalise le second niveau de grilles en siliciure en utilisant le procédé de la présente invention.On the other hand, in the case of two levels of grids, it is possible to envisage making the first level of grids in polycrystalline silicon and the second level of grids in silicide. This is interesting for the production of photosensitive devices. In this case, the first level of grids is preferably produced using known technology since the spacing between grids. must be sufficient to receive the second level of grids. However, after having deposited on the first level of grids an insulating layer, the second level of silicide grids is produced using the method of the present invention.
Claims (12)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR8415125A FR2571177B1 (en) | 1984-10-02 | 1984-10-02 | PROCESS FOR PRODUCING SILICIDE OR SILICON GRIDS FOR INTEGRATED CIRCUIT COMPRISING GRID - INSULATOR - SEMICONDUCTOR ELEMENTS |
FR8415125 | 1984-10-02 |
Publications (2)
Publication Number | Publication Date |
---|---|
EP0177422A1 EP0177422A1 (en) | 1986-04-09 |
EP0177422B1 true EP0177422B1 (en) | 1988-11-30 |
Family
ID=9308275
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP85401912A Expired EP0177422B1 (en) | 1984-10-02 | 1985-10-01 | Method of producing gate electrodes of silicide or silicium for an integrated circuit with insulated gate field effect transistors |
Country Status (5)
Country | Link |
---|---|
US (1) | US4679301A (en) |
EP (1) | EP0177422B1 (en) |
JP (1) | JPS6189676A (en) |
DE (1) | DE3566593D1 (en) |
FR (1) | FR2571177B1 (en) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0309542A1 (en) * | 1987-03-30 | 1989-04-05 | EASTMAN KODAK COMPANY (a New Jersey corporation) | Charge-coupled device with dual layer electrodes |
US5286669A (en) * | 1989-07-06 | 1994-02-15 | Kabushiki Kaisha Toshiba | Solid-state imaging device and method of manufacturing the same |
KR920010433B1 (en) * | 1990-07-10 | 1992-11-27 | 금성일렉트론 주식회사 | Charge coupled device manufacturing method using self-align process |
US6515751B1 (en) | 1999-03-11 | 2003-02-04 | Cornell Research Foundation Inc. | Mechanically resonant nanostructures |
JP4738512B2 (en) * | 2008-07-04 | 2011-08-03 | ナサコア株式会社 | Thermal storage panel |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE2341154C2 (en) * | 1973-08-14 | 1975-06-26 | Siemens Ag, 1000 Berlin Und 8000 Muenchen | Method of making a two-phase charge transfer device |
US3866310A (en) * | 1973-09-07 | 1975-02-18 | Westinghouse Electric Corp | Method for making the self-aligned gate contact of a semiconductor device |
US4077111A (en) * | 1976-07-14 | 1978-03-07 | Westinghouse Electric Corporation | Self-aligned gate field effect transistor and method for making same |
US4157269A (en) * | 1978-06-06 | 1979-06-05 | International Business Machines Corporation | Utilizing polysilicon diffusion sources and special masking techniques |
US4196507A (en) * | 1978-08-25 | 1980-04-08 | Rca Corporation | Method of fabricating MNOS transistors having implanted channels |
US4398341A (en) * | 1981-09-21 | 1983-08-16 | International Business Machines Corp. | Method of fabricating a highly conductive structure |
US4525919A (en) * | 1982-06-16 | 1985-07-02 | Raytheon Company | Forming sub-micron electrodes by oblique deposition |
US4545114A (en) * | 1982-09-30 | 1985-10-08 | Fujitsu Limited | Method of producing semiconductor device |
US4470189A (en) * | 1983-05-23 | 1984-09-11 | International Business Machines Corporation | Process for making polycide structures |
-
1984
- 1984-10-02 FR FR8415125A patent/FR2571177B1/en not_active Expired
-
1985
- 1985-09-30 US US06/782,140 patent/US4679301A/en not_active Expired - Fee Related
- 1985-10-01 EP EP85401912A patent/EP0177422B1/en not_active Expired
- 1985-10-01 DE DE8585401912T patent/DE3566593D1/en not_active Expired
- 1985-10-02 JP JP60219981A patent/JPS6189676A/en active Pending
Also Published As
Publication number | Publication date |
---|---|
JPS6189676A (en) | 1986-05-07 |
FR2571177B1 (en) | 1987-02-27 |
DE3566593D1 (en) | 1989-01-05 |
EP0177422A1 (en) | 1986-04-09 |
FR2571177A1 (en) | 1986-04-04 |
US4679301A (en) | 1987-07-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0258141B1 (en) | MIS integrated circuit such as an EPROM memory cell, and method of making the same | |
EP0299853B1 (en) | Process for producing a memory cell | |
US5918147A (en) | Process for forming a semiconductor device with an antireflective layer | |
EP0463956A1 (en) | Method for making one stage of an integrated circuit | |
US5801399A (en) | Semiconductor device with antireflection film | |
EP0165085A1 (en) | Method of manufacturing aluminium contacts through a thick insulating layer in a circuit | |
EP0013342B1 (en) | Method of fabrication of self-aligned field-effect transistors of the metal-semiconductor type | |
EP0166647B1 (en) | Method of producing at least one thin-film field-effect transistor , and transistor obtained | |
FR2616576A1 (en) | MEMORY CELL EPROM AND METHOD FOR MANUFACTURING THE SAME | |
FR2484140A1 (en) | METHOD FOR MANUFACTURING A COMPOSITE DEVICE, OF THE METAL-OXIDE-SEMICONDUCTOR TYPE, CONTROL ELECTRODE WITH LOW SUPERFICIAL RESISTIVITY, AND DEVICE OBTAINED | |
FR2497403A1 (en) | METHOD FOR FORMING EXTREMELY FINE NETWORKS ESPECIALLY FOR MANUFACTURING TRANSISTORS | |
FR2634318A1 (en) | METHOD FOR MANUFACTURING INTEGRATED MEMORY CELL | |
EP0003926B1 (en) | Method of production of an insulated gate field effect transistor | |
GB2260643A (en) | Method for interconnecting layers in a semiconductor device | |
US5306653A (en) | Method of making thin film transistors | |
US4551907A (en) | Process for fabricating a semiconductor device | |
EP0177422B1 (en) | Method of producing gate electrodes of silicide or silicium for an integrated circuit with insulated gate field effect transistors | |
US4780394A (en) | Photosensitive semiconductor device and a method of manufacturing such a device | |
EP0022383A1 (en) | Method of making a self aligned Schottky gate field effect transistor and transistor obtained by this method | |
EP0414618B1 (en) | Thin film MOS transistor with the channel region connected to the source and method of fabrication | |
EP0190243B1 (en) | Method for producing an integrated circuit of the mis type | |
EP0253741B1 (en) | Process for manufacturing an integrated circuit comprising a double-junction field effect transistor and a capacitor | |
JPH08124926A (en) | Formation of wiring | |
WO1988005603A1 (en) | Method for producing electric insulation zones in a cmos integrated circuit | |
EP0192511B1 (en) | Method of producing a diode having a self-aligned contact plug with a gate |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): DE GB NL |
|
17P | Request for examination filed |
Effective date: 19860417 |
|
17Q | First examination report despatched |
Effective date: 19880318 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): DE GB NL |
|
GBT | Gb: translation of ep patent filed (gb section 77(6)(a)/1977) | ||
REF | Corresponds to: |
Ref document number: 3566593 Country of ref document: DE Date of ref document: 19890105 |
|
RAP4 | Party data changed (patent owner data changed or rights of a patent transferred) |
Owner name: THOMSON-CSF |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed | ||
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: GB Payment date: 19900921 Year of fee payment: 6 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 19900922 Year of fee payment: 6 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: NL Payment date: 19901031 Year of fee payment: 6 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Effective date: 19911001 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: NL Effective date: 19920501 |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee | ||
NLV4 | Nl: lapsed or anulled due to non-payment of the annual fee | ||
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DE Effective date: 19920701 |