EP0152582B1 - Electronic voltage regulator - Google Patents
Electronic voltage regulator Download PDFInfo
- Publication number
- EP0152582B1 EP0152582B1 EP84115212A EP84115212A EP0152582B1 EP 0152582 B1 EP0152582 B1 EP 0152582B1 EP 84115212 A EP84115212 A EP 84115212A EP 84115212 A EP84115212 A EP 84115212A EP 0152582 B1 EP0152582 B1 EP 0152582B1
- Authority
- EP
- European Patent Office
- Prior art keywords
- transistor
- positive terminal
- resistor
- series connection
- transistors
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Images
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
- G05F3/02—Regulating voltage or current
- G05F3/08—Regulating voltage or current wherein the variable is dc
- G05F3/10—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics
- G05F3/16—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices
- G05F3/18—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using Zener diodes
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Nonlinear Science (AREA)
- Electromagnetism (AREA)
- General Physics & Mathematics (AREA)
- Radar, Positioning & Navigation (AREA)
- Automation & Control Theory (AREA)
- Continuous-Control Power Sources That Use Transistors (AREA)
- Ignition Installations For Internal Combustion Engines (AREA)
- Details Of Television Scanning (AREA)
- Control Of Eletrric Generators (AREA)
- Control Of Electrical Variables (AREA)
Abstract
Description
Die Erfindung geht von einem elektronischen Spannungsregler nach der im Oberbegriff des Anspruchs 1 angegebenen' Gattung aus.The invention is based on an electronic voltage regulator according to the type specified in the preamble of claim 1.
Aus der DE-A1-1 538 440 geht eine Schaltungsanordnung zur Spannungsstabilisierung hervor, bei der eine Temperaturkompensation vorgesehen ist und die auch verhältnismäßig wenig Strom verbraucht. Die bekannte Schaltungsanordnung hat aber den Nachteil, daß sie nur für Spannungen ab etwa 10 V geeignet ist.DE-A1-1 538 440 discloses a circuit arrangement for voltage stabilization in which temperature compensation is provided and which also consumes relatively little current. However, the known circuit arrangement has the disadvantage that it is only suitable for voltages above approximately 10 V.
Der Erfindung liegt die Aufgabe zugrunde, einen Spannungsregler gemäß der Gattung des Anspruchs derart weiterzubilden, daß. er weitgehend temperaturstabilisiert ist und verhältnismäßig wenig Strom verbraucht.The invention has for its object to develop a voltage regulator according to the preamble of the claim such that. it is largely temperature-stabilized and consumes relatively little electricity.
Die Aufgabe wird bei einem gattungsgemäßen Spannungsregler durch die im Kennzeichen des Anspruchs aufgeführten Merkmale gelöst. Als Vorteile des erfindungsgemäßen Spannungsreglers seien neben der weitgehend konstanten Spannung die Temperaturstabilisation, und der geringe Stromverbrauch genannt.The problem is solved in a generic voltage regulator by the features listed in the characterizing part of the claim. In addition to the largely constant voltage, temperature stabilization and low power consumption may be mentioned as advantages of the voltage regulator according to the invention.
Ein Ausführungsbeispiel der Erfindung ist in der Zeichnung an Hand einer einzigen Figur dargestellt und in der nachfolgenden Beschreibung näher erläutert.An embodiment of the invention is shown in the drawing using a single figure and explained in more detail in the following description.
Ein erfindungsgemäßer elektronischer Spannungsregler gemäß der Figur weist zwischen seinem mit dem positiven Pol der Betriebsspannungsquelle verbundenen ersten Anschluß 10 und Masse einen Spannungsteiler aus drei Widerständen R1, R2, R3 auf. Zwischen den Widerständen R1 und R2 befindet sich ein erster Abgriff 11, der mit der Basis eines ersten Transistors T1 vom pnp-Typ verbunden ist. Der Emitter des ersten Transistors steht erstens über einen Widerstand R4 mit dem ersten Anschluß 10 sowie zweitens mit der Basis eines zweiten Transistors T2 vom npn-Typ in Verbindung, dessen Kollektor ebenfalls mit dem ersten Anschluß 10 verbunden ist. Der Kollektor des ersten Transistors T1 und der Emitter des zweiten Transistors T2 führen gemeinsam an die Kathode eines Referenzelementes E, dessen Anode mit einem zwischen den Widerständen R2 und R3 befindlichen zweiten Abgriff 12 verbunden ist. Ein zweiter Anschluß 13, der auf demselben Potential wie der erste Anschluß 10 liegt, sowie ein dritter Anschluß 14, der auf demselben Potential wie der zweite Abgriff 12 bzw. die Anode des Referenzelementes E liegt, bilden den Ausgang des elektronischen Spannungsreglers.An electronic voltage regulator according to the invention according to the figure has a voltage divider composed of three resistors R1, R2, R3 between its
Die vorstehend beschriebene Schaltungsanordnung übt folgende Regelfunktionen aus. Steigt zum Beispiel die Betriebsspannung UB für den Spannungsregler an, dann fließt über die Widerstände R1, R2, R3 des Spannungsteilers ein höherer Strom Is. Der dadurch hervorgerufene höhere Spannungsabfall an dem Widerstand R2 steuert den ersten Transistor T1 in den leitenden Zustand. Infolgedessen kommt es zu einem Stromfluß über den Widerstand R3 und das Referenzelement E. Der dadurch verursachte erhöhte Spannungsabfall an dem Widerstand R3 bewirkt, daß das Potential in positiver Richtung ansteigt. Die an den Anschlüssen 13 und 14 zur Verfügung stehende Spannung bleibt somit bei entsprechender Dimensionierung der Schaltungsanordnung weitgehend konstant.The circuit arrangement described above performs the following control functions. For example, if the operating voltage U B for the voltage regulator rises, a higher current I s flows through the resistors R1, R2, R3 of the voltage divider. The resulting higher voltage drop across the resistor R2 controls the first transistor T1 into the conductive state. As a result, there is a current flow through the resistor R3 and the reference element E. The resulting voltage drop across the resistor R3 causes the potential to rise in the positive direction. The voltage available at the
Änderungen der Umgebungstemperatur wirken sich auf die von dem Spannungsregler abgegebene Spannung nicht aus, weil die Transistoren T1 und T2 ein komplementäres Transistorpaar sind, dessen Basis-Emitterspannungen UBE sich bei Temperaturänderungen gegenläufig ändern. Als komplementäre Transistoren eignet sich beispielsweise ein für diese Zwecke besonders ausgesuchtes Transistorpaar aus dem Typ BCW 61 D für den Transistor T1 und BCW 60 D für den Transistor T2. Das Referenzelement ist vorzugsweise vom Typ MPS 5010. Der widerstandswert des Widerstandes R1 ist vorzugsweise gleich dem doppelten Widerstandswert des Widerstandes R2. Der Spannungsregler kann bei entsprechender Ergänzung des Spannungsteilers durch weitere Widerstände und weitere Abgriffe mit Vorteil zur Spannungsversorgung einer integrierten Treiberstufe für eine Flüssigkristallanzeige (LCD-Display) verwendet werden, die nach dem Multiplex-Prinzip arbeitet.Changes in the ambient temperature have no effect on the voltage output by the voltage regulator because the transistors T1 and T2 are a complementary pair of transistors, the base-emitter voltages U BE of which change in the opposite direction as the temperature changes. Suitable complementary transistors are, for example, a transistor pair of the type BCW 61 D specially selected for this purpose for the transistor T1 and BCW 60 D for the transistor T2. The reference element is preferably of the MPS 5010 type. The resistance value of the resistor R1 is preferably equal to twice the resistance value of the resistor R2. If the voltage divider is supplemented accordingly, the voltage regulator can advantageously be used for supplying voltage to an integrated driver stage for a liquid crystal display (LCD display) which works on the multiplex principle.
Claims (1)
- An electronic voltage regulator, having a series connection which comprises a plurality of resistors and which lies between a positive terminal (10) and earth, two transistors (T1, T2), a reference element (E) which is in series with one of the transistors, and two terminals for tapping the stabilised voltage, characterised in that the series connection comprises at least three resistors (R1, R2, R3), one (T1) of the two transistors (T1, T2) is a p-n-p transistor and the other (T2) is an n-p-n transistor, the cathode of the reference element (E) is connected to the collector of the p-n-p transistor (T1) and to the emitter of the n-p-n transistor (T2), and the anode is connected to earth by way of a first resistor (R3) of the series connection, the base of the p-n-p transistor (T1) is connected by way of a second resistor (R1) of the series connection to the positive terminal (10), the emitter of the p-n-p transistor (T1) and the base of the p-n-p transistor (T2) are connected to the positive terminal (10) by way of a common, further resistor (R4) and the collector of the n-p-n transistor (T2) is directly connected thereto, and the terminals for tapping the stabilised voltage are formed on the one hand by the positive terminal (10) and on the other hand by the anode of the reference element (E).
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
AT84115212T ATE43926T1 (en) | 1984-02-17 | 1984-12-12 | ELECTRONIC VOLTAGE REGULATOR. |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE3405661 | 1984-02-17 | ||
DE19843405661 DE3405661A1 (en) | 1984-02-17 | 1984-02-17 | ELECTRONIC VOLTAGE REGULATOR |
Publications (3)
Publication Number | Publication Date |
---|---|
EP0152582A2 EP0152582A2 (en) | 1985-08-28 |
EP0152582A3 EP0152582A3 (en) | 1985-10-16 |
EP0152582B1 true EP0152582B1 (en) | 1989-06-07 |
Family
ID=6227972
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP84115212A Expired EP0152582B1 (en) | 1984-02-17 | 1984-12-12 | Electronic voltage regulator |
Country Status (4)
Country | Link |
---|---|
EP (1) | EP0152582B1 (en) |
JP (1) | JPH063565B2 (en) |
AT (1) | ATE43926T1 (en) |
DE (2) | DE3405661A1 (en) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR920004587B1 (en) * | 1989-10-24 | 1992-06-11 | 삼성전자 주식회사 | Reference voltage stabilization circuit |
DE4131170A1 (en) * | 1991-09-19 | 1993-03-25 | Telefunken Electronic Gmbh | DEVICE FOR GENERATING INTERMEDIATE VOLTAGES |
KR100823512B1 (en) * | 2006-09-11 | 2008-04-21 | 삼성에스디아이 주식회사 | Plasma display and voltage generator thereof |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE1538440B2 (en) * | 1966-11-23 | 1972-03-16 | Deutsche Itt Industries Gmbh, 7800 Freiburg | CIRCUIT ARRANGEMENT FOR DC VOLTAGE STABILIZATION ACCORDING TO A Z DIODE |
-
1984
- 1984-02-17 DE DE19843405661 patent/DE3405661A1/en not_active Withdrawn
- 1984-12-12 AT AT84115212T patent/ATE43926T1/en not_active IP Right Cessation
- 1984-12-12 EP EP84115212A patent/EP0152582B1/en not_active Expired
- 1984-12-12 DE DE8484115212T patent/DE3478650D1/en not_active Expired
-
1985
- 1985-02-18 JP JP60028506A patent/JPH063565B2/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JPS60189521A (en) | 1985-09-27 |
EP0152582A3 (en) | 1985-10-16 |
DE3478650D1 (en) | 1989-07-13 |
DE3405661A1 (en) | 1985-08-22 |
ATE43926T1 (en) | 1989-06-15 |
EP0152582A2 (en) | 1985-08-28 |
JPH063565B2 (en) | 1994-01-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE2400516C2 (en) | Temperature compensated voltage stabilization circuit | |
EP0281684B1 (en) | Over-voltage-protected darlington switch | |
DE3402891A1 (en) | VOLTAGE CURRENT CONVERTER HIGH ACCURACY, ESPECIALLY FOR LOW SUPPLY VOLTAGES | |
DE2045768C3 (en) | Control device for an alternator | |
DE3447002C2 (en) | ||
EP0152582B1 (en) | Electronic voltage regulator | |
EP0174473B1 (en) | Monolithic integrated power output stage | |
DE3615383C2 (en) | A circuit for shifting the input level of a digital-to-analog converter | |
DE4321483C2 (en) | Line driver switching stage in current switch technology | |
EP1264396A1 (en) | Circuit arrangement for adjusting the operating point of a high-frequency transistor and an amplifier circuit | |
DE3243706C1 (en) | ECL-TTL signal level converter | |
DE3716577C2 (en) | Current mirror circuit of great performance | |
DE3607064A1 (en) | CONTROL CIRCUIT WITH COMPENSATION OF THE ANODE VOLTAGE VARIATIONS FOR THE VERTICAL DEFLECTION LEVEL OF A TELEVISION | |
DE3615382C2 (en) | Digital-to-analog converter with a bit setting and filter circuit | |
DE1638010C3 (en) | Solid-state circuit for reference amplifiers | |
DE3010618C2 (en) | ||
DE3531645C2 (en) | ||
EP0682305A1 (en) | Circuit device for generating a reference current | |
DE3927494B4 (en) | Circuit arrangement for generating a control voltage for segments of an LCD display | |
DE1948178B2 (en) | A monolithic semiconductor circuit consisting of a large number of individual logic circuits with an integrated DC voltage stabilization semiconductor circuit | |
DE2903659A1 (en) | MONOLITHICALLY INTEGRATED LOGIC CIRCUIT | |
DE3409417C2 (en) | Low frequency amplifier | |
DE3418191C2 (en) | ||
DE3505635C2 (en) | ||
DE2362681A1 (en) | Control circuit for electrooptical elements in displays - has fewer terminals than needed for matrix control |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
PUAL | Search report despatched |
Free format text: ORIGINAL CODE: 0009013 |
|
AK | Designated contracting states |
Designated state(s): AT DE FR GB |
|
AK | Designated contracting states |
Designated state(s): AT DE FR GB |
|
17P | Request for examination filed |
Effective date: 19860122 |
|
17Q | First examination report despatched |
Effective date: 19871214 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): AT DE FR GB |
|
REF | Corresponds to: |
Ref document number: 43926 Country of ref document: AT Date of ref document: 19890615 Kind code of ref document: T |
|
GBT | Gb: translation of ep patent filed (gb section 77(6)(a)/1977) | ||
REF | Corresponds to: |
Ref document number: 3478650 Country of ref document: DE Date of ref document: 19890713 |
|
ET | Fr: translation filed | ||
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed | ||
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 19920831 Year of fee payment: 9 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: AT Payment date: 19921030 Year of fee payment: 9 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: GB Payment date: 19921202 Year of fee payment: 9 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 19930429 Year of fee payment: 9 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Effective date: 19931212 Ref country code: AT Effective date: 19931212 |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 19931212 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FR Effective date: 19940831 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DE Effective date: 19940901 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: ST |