EP0109713A2 - Alphanumerische Anzeigevorrichtung und Sichtanzeigeanordnung mit solchen Anzeigevorrichtungen - Google Patents

Alphanumerische Anzeigevorrichtung und Sichtanzeigeanordnung mit solchen Anzeigevorrichtungen Download PDF

Info

Publication number
EP0109713A2
EP0109713A2 EP83201625A EP83201625A EP0109713A2 EP 0109713 A2 EP0109713 A2 EP 0109713A2 EP 83201625 A EP83201625 A EP 83201625A EP 83201625 A EP83201625 A EP 83201625A EP 0109713 A2 EP0109713 A2 EP 0109713A2
Authority
EP
European Patent Office
Prior art keywords
display
elements
display device
elongate elements
alpha
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP83201625A
Other languages
English (en)
French (fr)
Other versions
EP0109713A3 (de
Inventor
Ian Phillips
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Philips Electronics UK Ltd
Koninklijke Philips NV
Original Assignee
Philips Electronic and Associated Industries Ltd
Philips Electronics UK Ltd
Philips Gloeilampenfabrieken NV
Koninklijke Philips Electronics NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Philips Electronic and Associated Industries Ltd, Philips Electronics UK Ltd, Philips Gloeilampenfabrieken NV, Koninklijke Philips Electronics NV filed Critical Philips Electronic and Associated Industries Ltd
Publication of EP0109713A2 publication Critical patent/EP0109713A2/de
Publication of EP0109713A3 publication Critical patent/EP0109713A3/de
Withdrawn legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09F—DISPLAYING; ADVERTISING; SIGNS; LABELS OR NAME-PLATES; SEALS
    • G09F9/00—Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements
    • G09F9/30—Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements in which the desired character or characters are formed by combining individual elements
    • G09F9/302—Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements in which the desired character or characters are formed by combining individual elements characterised by the form or geometrical disposition of the individual elements

Definitions

  • the invention relates to an alpha-numeric display device comprising a plurality of elongate elements arranged to form a cross and a diagonal cross within a parallelogram.
  • the invention also relates to a visual display arrangement including a plurality of alpha-numeric display devices.
  • a starburst display there are typically fourteen elongate elements arranged two to each arm of each of the crosses, two to each vertical side of the rectangle and one to each horizontal side.
  • the fourteen element display device is normally used when a full alpha-numeric display is required arid in order to drive such a device a four by four matrix is needed. Thus four terminals are required for each character in a multicharacter display plus four terminals for the common connection to all the characters.
  • the invention provides an alpha-numeric display device as described in the opening paragraph characterised in that single elongate elements form three sides of the parallelogram, that a single elongate element forms the arm of the cross between the two opposite sides of the parallelogram formed by single elements, that the other side of the parallelogram is formed by two serially arranged elements, that the other arm of the cross is formed by two serially arranged elements, and that both arms of the diagonal cross are formed by two serially arranged elements.
  • the invention is based on the recognition of the fact that a full alpha-numeric display can be devised in which the central and right hand vertical elements of the star burst display are formed by single elements and consequently the highly desirable effect of reducing the number of connections and driving signals required to display a set of characters can be achieved.
  • One or more of the single elongate elements may be formed as two serially arranged elongate elements which are connected together so that a single driving signal operates both elements simultaneously. This enables a standard star burst display device to be easily converted into a display device according to the invention merely by electrically connecting together the connections to the two central vertical elements and to the two right hand vertical elements.
  • the elongate elements may be formed by liquid crystals, means being provided for selectively applying electrical signals to each element.
  • the invention is particularly advantageous when applied to multicharacter liquid crystal displays since the individual elements in such displays are usually connected and driven in a matrix form. Thus for a 14 element display a 4 x 4 matrix is required with two of the connections wasted whereas for a 12 element display 4 x 3 matrix is sufficient.
  • Other forms of element such as light emitting diodes or incandescent lamps are not normally driven in matrix form but the device according to the invention still provides the advantage that the display driving information required to be stored is reduced in proportion to the reduced number of elements.
  • the invention further provides a visual display arrangement for displaying a plurality of alpha-numeric characters comprising a plurality of such display devices in which the display devices are driven in time division multiplex form.
  • the visual display arrangement may be such that each display device is electrically arranged as a four row by three column matrix, that electrical driving signals are applied to the four rows of each display device simultaneously from a common source, and that the electrical driving signals applied to the three columns of each display device are generated from separate information sources.
  • Figure 1 shows in schematic form a display device comprising twelve elongate elements, of which elements 1 to 5 form a rectangle, elements 6 to 8 form a cross, and elements 9 to 12 a diagonal cross.
  • the elongate elements may be formed in any convenient manner and could be, for example light emitting diodes, liquid crystal cells or bars of material having faces of contrasting colours, the bars being selectively positionable to show a desired coloured face.
  • Figure 2 shows an alpha-numeric character set which can be displayed by appropriately energising the twelve elements of the display device shown in Figure 1. It can be seen from Figure 2 that a recognisable character can be generated to represent each numeral from 0 to 9 and each letter of the alphabet, the only ambiguity in this character set being between the letter S and the numeral 5. This ambiguity can be eliminated by substituting the character shown as Figure 3d in the character set shown in Figure 2 as the letter S.
  • Figure 3 shows some further alternative characters which may be generated instead of those shown in Figure 2.
  • Figure 3a shows an alternative form for the letter B
  • Figure 3b) and c) show alternative forms for the letter J
  • Figure 3e) shows an alternative form for the letter V
  • Figures 3f) and g) show alternative forms for the letter Y
  • Figures 3h) and i) show alternative forms for the numeral 4.
  • each elongate element is rectangular but instead the elements may be shaped to provide a more aesthetically pleasing or more readable character. Further it is not essential that the elements 1 to 5 form a perfect rectangle, the displayed character typically may slope to the right.
  • Figure 4a) and b) shows the electrodes and their connections for a display device formed from liquid crystal elements and configured as a matrix for addressing.
  • Figure 4a) shows the separate connections for each character while
  • Figure 4b) shows the common connections for all the display devices in a serial array.
  • a first connection Al is arranged to be connected to a first electrode of elements 1,2,11, and 3; a second connection A2 is arranged to be connected to a first electrode of elements 4,5,9 and 10; and a third connection A3 is arranged to be connected to a first electrode of elements 12,7,8 and 6.
  • four connections Bl, B2, B3 and B4 are connected as a highway and in each display element Bl is connected to a second electrode of elements 1,10 and 8; B2 is connected to a second electrode of elements 9,6, and 2; B3 is connected to a second electrode of elements 5,7 and 11; and B4 is connected to a second electrode of elements 4,12 and 3.
  • the liquid crystal forming the elements will become either transparent or opaque and hence by selectively applying appropriate signals to the connections Al, A2, A3, Bl, B2, B3 and B4 the display devices can be operated to display a desired character.
  • each element together with its associated backplane is electrically equivalent to a lossy, non-linear, voltage-dependent capacitor.
  • each display device may be represented schematically as row and column conductors interconnected at each intersection by a capacitor as shown in Figure 5.
  • the reference numbers of the capacitors are the same as those of the elements which they represent.
  • a series of select pulses drives each raw while a series of data pulses drives each column.
  • Figure 6b), c), d) and e) shows the waveforms of the select pulses applied to the backplane terminals Bl, B2, B3 and B4 respectively.
  • the basic waveform of period T is shown as Figure 6a). Each period T is divided into eight sub-periods t 1 to t 8 .
  • Each row is selected for a quarter of the period T by taking the basic waveform shown in Figure 6f) and modifying it to provide a positive going pulse in the first half of the period T and a negative going pulse in the second half of the period T.
  • the positive going pulses occur for one eighth of the period T the periods t 1 , t 2 , t 3 and t 4 corresponding to the periods of the positive going pulses for the rows B1, B2, B3 and B4 respectively.
  • the negative going pulses also occur for one eighth of the period T, the periods t 5 , t 69 t 7 and t 8 corresponding to the periods of the negative going pulses for the rows Bl, B2, B3 and B4 respectively.
  • the amplitude of the waveforms in Figures 6a) to j) may be as shown in the Figure.
  • the liquid crystal elements are operated by a.c. signals and the contrast ratio is dependent on the r.m.s. voltage of the a.c. signal across the element.
  • the waveforms shown in Figure 6 it can be derived that the r.m.s. voltage across an element which is switched OFF is 1 volt and that across an element which is switched ON is 1.73 volts. Other voltages may be used dependent on the requirements of the liquid crystal cells used.
  • Figure 7 shows in block schematic form an arrangement for driving an n character display, where n is an integer, for example sixteen.
  • n is an integer, for example sixteen.
  • Such a display may, for example, be used on a telephone instrument to display the number dialled or to display simple messages such as NUMBER ENGAGED.
  • the arrangement shown in Figure 7 has an input terminal 100 to which input data in the form of characters to be displayed is fed.
  • the input data may be in the form of a serial ASC II code which is clocked into a shift register 101 under the control of a clock signal on a line 102 which is generated in a clock signal generator 103.
  • the clock signals produced by the generator 103 must either be synchronised with the input data or some means must be provided to synchronise the clock and data.
  • a character When a character has been received it is fed in parallel to a decoder 104 over lines 105-1 to 105-n.
  • the decoder 104 which may be in the form of a read only memory (ROM) produces outputs which are fed via an appropriate one of the lines 106-1 to 106-n to an encoder 107 which converts the decoded character into an element code which indicates which elements of a display device are to be driven to display that character.
  • the encoder 107 may also be formed by a ROM and may be combined with the ROM 104 to produce the element drive code directly from the input code.
  • the output of the encoder 107 is fed via lines 108-1 to 108-n and clocked into a register 109 in parallel under the control of clock signals from the clock signal generator 103 over a line 110.
  • a further clock signal causes the data to be read out of the register 109 into a selected one of a plurality of registers 111-1 to 111-n, the particular register being selected by means of address signals generated in the clock generator 103 and fed to the registers 111-1 to 111-n over lines 112-1 to 112-n.
  • the outputs of the register 111-1 to 111-n are fed via lines 113-1 to 113-n to inputs of respective multiplex waveform generators 114-1 to 114-n.
  • the multiplex waveform generators 114-1 to 114-n are also fed with clock signals from the clock generator 103 over lines 115-1 to 115-n.
  • the multiplex waveform generators 114-1 to 114-n produce three separate waveforms at three separate outputs, the three waveforms being for application to lines Al, A2 and A3 of each individual display device. These waveforms are fed via respective driver circuits 116-1 to 116-n to the Al, A2 and A3 inputs of each device within a display unit 117.
  • the clock pulse generator 103 is connected via a line 118 to a further multiplex waveform generator 119 which generates the four waveforms which are applied via a driver circuit 120 to lines Bl, B2, .B3 and B4 of the display unit 117, the lines Bl, B2, B3 and B4 of each display device in the display unit 117 being serially connected.
  • the characters to be displayed are encoded and fed to the input 100 and read into the shift register 101. If the encoded characters are presented in parallel form then a parallel input register will be used instead of the shift register 101.
  • a clock signal on line 102 causes the parallel outputs of the shift register 101 to be connected to inputs of the decoder 104 which converts the ASC II code to individual characters and causes one of the lines 106-1 to 106-n to be activated to address the encoder 107.
  • the individual characters are encoded by the encoder 107 into a code which indicates which of the twelve display elements are to be operated to form the character.
  • the encoder 107 produces a twelve bit binary code for that purpose and this code is read into the register 109 under the control of clock signals from the clock signal generator 103 over the line 110.
  • the output from the register 109 is fed under the control of further clock signals on line 110 to a selected one of the registers 111-1 to 111-n, the particular register being selected by an address generated in the clock signal generator 103.
  • the registers 111-1 to 111-n will be addressed sequentially whenever information to be displayed is changed and the addresses generated will allow for the display of blank characters e.g. to mark the end of complete words.
  • the address generator section of the display needs to have an indication of when a new character or set of characters is available and is/are to be displayed. This would be derived from the source of the characters, e.g. when push buttons are depressed or from outputs of a computer. It should be noted that the registers 111-1 to 111-n are only addressed when the information to be displayed is altered.
  • the outputs of the registers 111-1 to 111-n are connected to respective multiplex waveform generators 114-1 to 114-n which generate the waveforms required to drive the corresponding individual character display devices. These waveforms are generated with the aid of clock signals from the clock signal generator 103 which are conveyed to the multiplex waveform generators over the lines 115-1 to 115-n.
  • the multiplex waveform generators produce waveforms such as those shown in Figure 6f) to j), the precise waveform produced being dependent on the contents of the register 111 associated with it.
  • Each multiplex waveform generator 114 produces three separate waveforms which are for application to the Al, A2 and A3 lines of its associated display device via respective driver circuits 116.
  • a further multiplex waveform generator 119 generates the waveforms which are applied to the Bl, B2, B3 and B4 lines of all the display devices in the display unit 117.
  • the waveforms generated by the multiplex waveform generator 119 are not dependent on the character to be displayed and are generated with the aid of clock pulses fed from the clock pulse generator over line 118.
  • the signals produced by the multiplex waveform generator 119 are fed to the display unit 117 via the driver circuit 120.
  • Figure 8 shows part of one of the multiplex waveform generators 114-1 to 114-n each multiplex waveform generator comprising three of the circuits shown in Figure 8.
  • a first terminal 201 is connected to the first input of an AND gate 211 and to the first input of an AND gate "221.
  • the output of AND gate 211 is connected to a control input of an analogue switch 231 while the output of the gate 221 is connected to a control input of an analogue switch 241.
  • the pole of switch 231 is connected to a first input 251 of a single pole eight way analogue switch 260 while the pole of switch 241 is connected to a second input 252 of the switch 260.
  • a first terminal of switch 231 is connected to OV while a second terminal is connected to 2V.
  • a first terminal of the switch 241 is connected to 3V while a second terminal is connected to 1V.
  • three further identical arrangements are provided to which input terminals 202, 203 and 204 are connected and which are connected to inputs 253-258 of the switch 260.
  • the pole 259 of the switch 260 is the output of the multiplex waveform generator and is connected to the line Al.
  • the timing signals t l to t 8 are also connected to a control input 261 of the switch 260 and are operative to cause the pole 259 of the switch to be connected to selected inputs at the appropriate time, i.e. to input 251 during time t l g to input 252 during time t 5 and so on.
  • a logical '1' is applied to terminal 201 and a logical '0' to terminals 202, 203 and 204.
  • the AND gate 211 produces a logical '1' at its output during the time t 1 and causes the pole of switch 231 to be connected to OV.
  • OV is applied to input 251 of the switch 260.
  • the pole 259 of switch 260 is connected to input 251 and hence OV is applied to line Al.
  • the pole of switch 260 is connected to inputs 253, 255 and 257 in turn.
  • a voltage of OV will be applied to line Al during the period t 2 and during the period t 6 a voltage of 3V will be applied to the line Al.
  • the signal applied to terminal 203 will determine the voltages applied to line Al during the periods t 3 and t 7 and the signal applied to terminal 204 will determine the voltages applied to line Al during the periods t 4 and t 8 .
  • multiplex waveform generators 114-1 to 114-n two further identical arrangements are provided which produce the outputs for lines A2 and A3 from the other eight bits of information received from the registers 111-1 to 111-n, the arrangement shown using the first four bits from the respective register 111.
  • the multiplex waveform generator 119 which provides the driving waveforms shown in Figure 6b) to e) produces unchanging waveforms, i.e. waveforms which do not change with the characters to be displayed. Consequently the multiplex waveform generator 119 receives only a clock signal input and not data inputs.
  • the multiplex waveform generator 119 comprises four similar circuits, the only difference between the circuits being the timing signals applied to them.
  • the first circuit comprises two controlled single pole changeover switches 301 and 302 the switching of which is controlled by timing signals t l and t 5 respectively.
  • the poles of switches 301 and 302 are connected to first and second inputs of a further controlled single pole changeover switch 303, the pole of which is connected to line Bl.
  • the control input of switch 303 is connected to the output of an RS bistable circuit 304 which is set by the timing pulse t l and reset by the timing pulse t 5 .
  • switch 301 In operation when the pulse t 1 occurs switch 301 is set so that the movable contact connects the pole of 3V and bistable 304 is set so that the pole of switch 303 is connected to the pole of switch 301. Consequently during the period t 1 3V is applied to the line Bl. At the end of the period t l the pole of switch 301 is connected to 1V but the state of switch 303 remains unchanged and hence 1V is applied to the line Bl until the start of the period t 5 . At the start of the period t s the pole of switch 302 is connected to OV and the bistable 304 is reset thus causing the pole of switch 303 to be connected to switch 302. Thus during the period t 5 OV is applied to the line Bl.
  • the pole of switch 202 is connected to 2V but the state of the switch 303 remains unchanged and hence 2V is applied to the line Bl for the periods t 6 to t 8 . Consequently the line Bl is at 3V during t l , IV from t 2 to t 4 , OV during t 5 , and 2V from t 6 to t 8 .
  • switches 311, 312 and 313, bistable 314, and timing pulses t 2 and t 6 produce the waveform on line B2;.switches 321, 322 and 323, bistable 314, and timing pulses t 3 and t 7 produce the waveform on line B3; and switches 331, 332 and 333, bistable 334, and timing pulses t 4 and t 8 produce the waveform on line B4.
  • the clock signal generator 103 comprises an oscillator and a number of divider and decoder stages to produce the required timing and address waveforms. It is not necessary for the input data clocks, i.e. the clocking of shift register 101, register 109 and registers 111-1 to 111-n to be synchronised with the waveforms of the multiplex waveform generators.
  • the clock rate for the registers may be chosen to suit the speed of the technology chosen to implement them and the rate at which the character data is applied. Clearly if the character data is received serially the shift register 101 must be clocked at the data rate. Similarly there must be external inputs to the clock signal generator to enable the appropriate counters or registers to be reset when new display information is to be received so that the information can be routed to the appropriate display device.
  • switches shown in Figures 7 and 8 are in the form of solid state switches which may take different forms dependent on the technology used to produce the display arrangement, e.g. bipolar or MOS integrated circuits using small, medium or large scale integration. Such switching arrangements are well known to those skilled in the art.
  • the form of the display devices shown in Figures 1 and 4 enables a full alpha numeric character set to be displayed while reducing the number of connections required to the display device compared with the conventional 14 element display or the 5 x 7 dot matrix display.
  • the number of connections to a 16 character display is reduced from 68 to 52.
  • the display information required to be stored is reduced by approximately 14%.

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)
EP83201625A 1982-11-17 1983-11-15 Alphanumerische Anzeigevorrichtung und Sichtanzeigeanordnung mit solchen Anzeigevorrichtungen Withdrawn EP0109713A3 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
GB8232751 1982-11-17
GB08232751A GB2135804A (en) 1982-11-17 1982-11-17 Alpha numeric display device and visual display arrangement employing such display devices

Publications (2)

Publication Number Publication Date
EP0109713A2 true EP0109713A2 (de) 1984-05-30
EP0109713A3 EP0109713A3 (de) 1986-01-22

Family

ID=10534310

Family Applications (1)

Application Number Title Priority Date Filing Date
EP83201625A Withdrawn EP0109713A3 (de) 1982-11-17 1983-11-15 Alphanumerische Anzeigevorrichtung und Sichtanzeigeanordnung mit solchen Anzeigevorrichtungen

Country Status (3)

Country Link
EP (1) EP0109713A3 (de)
JP (1) JPS59102281A (de)
GB (1) GB2135804A (de)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0338287A2 (de) * 1988-04-15 1989-10-25 Nokia Mobile Phones Ltd. Anzeigematrix
WO2000072294A1 (en) * 1999-05-20 2000-11-30 Cambridge Consultants Limited Segmented display
CN1297077C (zh) * 2003-01-31 2007-01-24 株式会社Ntt都科摩 发送无线站、接收无线站、无线通信系统和无线通信方法

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2727010A1 (de) * 1976-06-15 1977-12-29 Citizen Watch Co Ltd Verfahren zum betreiben einer elektrooptischen anzeigevorrichtung
DE2757555A1 (de) * 1977-11-30 1979-05-31 Bbc Brown Boveri & Cie Elektrooptische anzeigevorrichtung
EP0008956A1 (de) * 1978-09-13 1980-03-19 The Secretary of State for Defence in Her Britannic Majesty's Government of the United Kingdom of Great Britain and Verbesserungen an Flüssigkristall-Zusammensetzungen und Vorrichtungen

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2727010A1 (de) * 1976-06-15 1977-12-29 Citizen Watch Co Ltd Verfahren zum betreiben einer elektrooptischen anzeigevorrichtung
DE2757555A1 (de) * 1977-11-30 1979-05-31 Bbc Brown Boveri & Cie Elektrooptische anzeigevorrichtung
EP0008956A1 (de) * 1978-09-13 1980-03-19 The Secretary of State for Defence in Her Britannic Majesty's Government of the United Kingdom of Great Britain and Verbesserungen an Flüssigkristall-Zusammensetzungen und Vorrichtungen

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0338287A2 (de) * 1988-04-15 1989-10-25 Nokia Mobile Phones Ltd. Anzeigematrix
EP0338287A3 (en) * 1988-04-15 1990-08-01 Nokia-Mobira Oy Matrix display
WO2000072294A1 (en) * 1999-05-20 2000-11-30 Cambridge Consultants Limited Segmented display
CN1297077C (zh) * 2003-01-31 2007-01-24 株式会社Ntt都科摩 发送无线站、接收无线站、无线通信系统和无线通信方法

Also Published As

Publication number Publication date
EP0109713A3 (de) 1986-01-22
JPS59102281A (ja) 1984-06-13
GB2135804A (en) 1984-09-05

Similar Documents

Publication Publication Date Title
US5237314A (en) Addressing a matrix device using electro-optical switching
US3787834A (en) Liquid crystal display system
US3925777A (en) Electronic clock employing repeating sequential single digit display
EP0078402B1 (de) Steuerschaltung für eine Anzeigeeinrichtung mit Anzeigeelementen in Form einer Matrix
US4692760A (en) Display apparatus
US3938136A (en) Method and device for driving a matrix type liquid crystal display element
US7750898B2 (en) Apparatus for driving matrix-type LCD panels and a liquid crystal display based thereon
US4122444A (en) Apparatus for displaying numerical value information in alternative forms
US4386351A (en) Method and system for two-dimensional traveling display and driver circuits therefor
US4356483A (en) Matrix drive system for liquid crystal display
US20070229553A1 (en) Display device having an improved video signal drive circuit
GB1325165A (en) Display systems
EP0171177A3 (de) Ansteuerung von smektischen Flüssigkristallanzeigetafeln
EP0109713A2 (de) Alphanumerische Anzeigevorrichtung und Sichtanzeigeanordnung mit solchen Anzeigevorrichtungen
US3815120A (en) Gas discharge display apparatus having time multiplex operated anode and cathode driver circuits
US3848250A (en) Optical character-displaying apparatus using liquid crystals
GB1373301A (en) Method and apparatus for operating row-column matrix panels
EP0159068A2 (de) Alphanumerische Anzeigeeinheit und visuelle Anzeigeeinrichtung mit solchen Einheiten
US4392131A (en) Integratable activation module for passive electrooptical displays
US4288792A (en) Electronic apparatus with time-division drive
WO1981001476A1 (en) Display control circuit
KR20050038648A (ko) 액티브 매트릭스 디스플레이 구동
US4545649A (en) Electro-optical display device of point matrix type
WO1987001848A1 (en) Multi-coloured illuminated dynamic display
JPS6042945B2 (ja) 液晶表示装置

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Designated state(s): CH DE FR GB LI SE

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Designated state(s): CH DE FR GB LI SE

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN

18D Application deemed to be withdrawn

Effective date: 19860923

RIN1 Information on inventor provided before grant (corrected)

Inventor name: PHILLIPS, IAN