EP0093954A3 - Mémoire d'affichage d'image - Google Patents
Mémoire d'affichage d'image Download PDFInfo
- Publication number
- EP0093954A3 EP0093954A3 EP83104112A EP83104112A EP0093954A3 EP 0093954 A3 EP0093954 A3 EP 0093954A3 EP 83104112 A EP83104112 A EP 83104112A EP 83104112 A EP83104112 A EP 83104112A EP 0093954 A3 EP0093954 A3 EP 0093954A3
- Authority
- EP
- European Patent Office
- Prior art keywords
- display memory
- memory chip
- image display
- memory unit
- selecting
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/02—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the way in which colour is displayed
- G09G5/022—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the way in which colour is displayed using memory planes
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Controls And Circuits For Display Device (AREA)
- Digital Computer Display Output (AREA)
- Image Generation (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57070373A JPS58187996A (ja) | 1982-04-28 | 1982-04-28 | 表示メモリ回路 |
JP70373/82 | 1982-04-28 |
Publications (2)
Publication Number | Publication Date |
---|---|
EP0093954A2 EP0093954A2 (fr) | 1983-11-16 |
EP0093954A3 true EP0093954A3 (fr) | 1984-10-03 |
Family
ID=13429569
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP83104112A Withdrawn EP0093954A3 (fr) | 1982-04-28 | 1983-04-27 | Mémoire d'affichage d'image |
Country Status (2)
Country | Link |
---|---|
EP (1) | EP0093954A3 (fr) |
JP (1) | JPS58187996A (fr) |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6067989A (ja) * | 1983-09-26 | 1985-04-18 | 株式会社日立製作所 | 画像表示装置 |
JPS617882A (ja) * | 1984-06-21 | 1986-01-14 | 富士通テン株式会社 | 表示装置におけるビデオメモリ書込み器 |
US4635049A (en) * | 1984-06-27 | 1987-01-06 | Tektronix, Inc. | Apparatus for presenting image information for display graphically |
EP0482678B1 (fr) * | 1984-07-23 | 1998-01-14 | Texas Instruments Incorporated | Système vidéo |
JPS6142643U (ja) * | 1984-08-24 | 1986-03-19 | 日本電気株式会社 | 複数メモリ同時更新機構 |
JPS6162095A (ja) * | 1984-09-03 | 1986-03-29 | 富士通株式会社 | 直線表示制御装置 |
US4742474A (en) * | 1985-04-05 | 1988-05-03 | Tektronix, Inc. | Variable access frame buffer memory |
GB8614876D0 (en) * | 1986-06-18 | 1986-07-23 | Rca Corp | Display processors |
JPS6424565A (en) * | 1987-07-20 | 1989-01-26 | Sharp Kk | System for storing plural kinds of picture data |
US5241658A (en) * | 1990-08-21 | 1993-08-31 | Apple Computer, Inc. | Apparatus for storing information in and deriving information from a frame buffer |
GB2261803B (en) * | 1991-10-18 | 1995-10-11 | Quantel Ltd | An image processing system |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4016544A (en) * | 1974-06-20 | 1977-04-05 | Tokyo Broadcasting System Inc. | Memory write-in control system for color graphic display |
-
1982
- 1982-04-28 JP JP57070373A patent/JPS58187996A/ja active Pending
-
1983
- 1983-04-27 EP EP83104112A patent/EP0093954A3/fr not_active Withdrawn
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4016544A (en) * | 1974-06-20 | 1977-04-05 | Tokyo Broadcasting System Inc. | Memory write-in control system for color graphic display |
Non-Patent Citations (1)
Title |
---|
HEWLETT-PCKARD JOURNAL, vol. 31, no. 12, December 1980, pages 25-32, Amstelveen, NL; H.L. BAEVERSTAD et al.: "Display system designed for color graphics" * |
Also Published As
Publication number | Publication date |
---|---|
JPS58187996A (ja) | 1983-11-02 |
EP0093954A2 (fr) | 1983-11-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0818731B1 (fr) | Carte de mémoire, méthode d'accès en mémoire et dispositif d'accès en mémoire | |
US5257233A (en) | Low power memory module using restricted RAM activation | |
GB1574058A (en) | Power supply control in a memory system | |
US4183086A (en) | Computer system having individual computers with data filters | |
EP0093954A3 (fr) | Mémoire d'affichage d'image | |
US4882700A (en) | Switched memory module | |
EP0166309A3 (fr) | Puce de mémoire pour un système de mémoire hiérarchique | |
US5237674A (en) | Self identifying scheme for memory module including circuitry for identfying accessing speed | |
CA2067602A1 (fr) | Ordinateur personnel a signalisation de controle de memoire anticipee | |
EP0134968B1 (fr) | Système d'accès à la mémoire dans un ordinateur adapté à recevoir une mémoire additionnelle | |
US4677427A (en) | Display control circuit | |
KR850003009A (ko) | 다수의 메모리판을 제어하기 위한 장치 및 방법 | |
DE69500112T2 (de) | Programmierbarer integrierter Speicher mit Emulationseinrichtung | |
US5446859A (en) | Register addressing control circuit including a decoder and an index register | |
CA2007061A1 (fr) | Controleur d'unite de calcul | |
EP0209749A3 (fr) | Système de mémoire et interface y comprise | |
CA1039851A (fr) | Commande de synchronisation pour systemes de memoire a semiconducteurs | |
EP0359235A3 (fr) | Système d'ordinateur capable d'utiliser efficacement l'espace d'adressage | |
JPH0549991B2 (fr) | ||
CA2024433A1 (fr) | Systeme de commande pour memoire centrale | |
JPS6334795A (ja) | 半導体記憶装置 | |
CA2067458A1 (fr) | Methode et dispositif d'acces a une memoire remanente | |
JPS54111237A (en) | Main memory | |
US5291456A (en) | Data storage control device | |
US4788666A (en) | Memory units with normal and bit select write modes |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
AK | Designated contracting states |
Designated state(s): DE GB |
|
PUAL | Search report despatched |
Free format text: ORIGINAL CODE: 0009013 |
|
AK | Designated contracting states |
Designated state(s): DE GB |
|
17P | Request for examination filed |
Effective date: 19850312 |
|
17Q | First examination report despatched |
Effective date: 19860321 |
|
D17Q | First examination report despatched (deleted) | ||
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE APPLICATION HAS BEEN WITHDRAWN |
|
18W | Application withdrawn |
Withdrawal date: 19870615 |
|
RIN1 | Information on inventor provided before grant (corrected) |
Inventor name: IKEDA, TETSUYA Inventor name: KOMATSU, SHIGERU Inventor name: HIRAHATA, SHIGERU Inventor name: KOYAMA, TOKUO |