DK0796463T3 - Konfigurationsmekanisme - Google Patents

Konfigurationsmekanisme

Info

Publication number
DK0796463T3
DK0796463T3 DK95941311T DK95941311T DK0796463T3 DK 0796463 T3 DK0796463 T3 DK 0796463T3 DK 95941311 T DK95941311 T DK 95941311T DK 95941311 T DK95941311 T DK 95941311T DK 0796463 T3 DK0796463 T3 DK 0796463T3
Authority
DK
Denmark
Prior art keywords
processors
redundancy
load
processor
domain
Prior art date
Application number
DK95941311T
Other languages
English (en)
Inventor
Anna Naemi Ingeborg Holte-Rost
Sofia Birgitta Andersson
Ramon Alexander Larruy
Original Assignee
Ericsson Telefon Ab L M
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ericsson Telefon Ab L M filed Critical Ericsson Telefon Ab L M
Application granted granted Critical
Publication of DK0796463T3 publication Critical patent/DK0796463T3/da

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46Multiprogramming arrangements
    • G06F9/50Allocation of resources, e.g. of the central processing unit [CPU]
    • G06F9/5083Techniques for rebalancing the load in a distributed system
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46Multiprogramming arrangements
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2209/00Indexing scheme relating to G06F9/00
    • G06F2209/50Indexing scheme relating to G06F9/50
    • G06F2209/5019Workload prediction

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Hardware Redundancy (AREA)
  • Multi Processors (AREA)
  • Surgical Instruments (AREA)
  • Lock And Its Accessories (AREA)
  • Steering Control In Accordance With Driving Conditions (AREA)
  • Undergarments, Swaddling Clothes, Handkerchiefs Or Underwear Materials (AREA)
  • Paper (AREA)
  • Computer And Data Communications (AREA)
  • Switches With Compound Operations (AREA)
  • Water Treatment By Sorption (AREA)
  • Pharmaceuticals Containing Other Organic And Inorganic Compounds (AREA)
  • Telephonic Communication Services (AREA)
  • Exchange Systems With Centralized Control (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
DK95941311T 1994-12-09 1995-12-08 Konfigurationsmekanisme DK0796463T3 (da)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
SE9404295A SE9404295D0 (sv) 1994-12-09 1994-12-09 Sätt och anordning vid telekommunikation
PCT/SE1995/001484 WO1996018149A2 (en) 1994-12-09 1995-12-08 Configuration mechanism

Publications (1)

Publication Number Publication Date
DK0796463T3 true DK0796463T3 (da) 2001-09-03

Family

ID=20396281

Family Applications (1)

Application Number Title Priority Date Filing Date
DK95941311T DK0796463T3 (da) 1994-12-09 1995-12-08 Konfigurationsmekanisme

Country Status (17)

Country Link
EP (1) EP0796463B1 (da)
JP (1) JPH10511785A (da)
KR (1) KR100331492B1 (da)
CN (1) CN1132097C (da)
AT (1) ATE202225T1 (da)
AU (1) AU716774B2 (da)
BR (1) BR9509895A (da)
CA (1) CA2206373A1 (da)
DE (1) DE69521337T2 (da)
DK (1) DK0796463T3 (da)
ES (1) ES2161918T3 (da)
FI (1) FI972407A0 (da)
GR (1) GR3036045T3 (da)
MX (1) MX9703872A (da)
NO (1) NO972597L (da)
SE (1) SE9404295D0 (da)
WO (1) WO1996018149A2 (da)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA2206737C (fr) * 1997-03-27 2000-12-05 Bull S.A. Architecture en reseau de machine informatique
US6038677A (en) * 1997-03-31 2000-03-14 International Business Machines Corporation Automatic resource group formation and maintenance in a high availability cluster configuration
FR2773239A1 (fr) * 1997-12-30 1999-07-02 Bull Sa Configuration d'un systeme informatique multinodal
EP1518368B1 (en) * 2002-06-28 2009-07-29 Nokia Corporation Load balancing device and method therefor
AU2002357568A1 (en) * 2002-12-31 2004-07-22 Zte Corporation A method of standby and controlling load in distributed data processing system
US7574708B2 (en) * 2004-03-04 2009-08-11 International Business Machines Corporation Mechanism for enabling the distribution of operating system resources in a multi-node computer system

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5165018A (en) * 1987-01-05 1992-11-17 Motorola, Inc. Self-configuration of nodes in a distributed message-based operating system
US5274838A (en) * 1987-06-03 1993-12-28 Ericsson Ge Mobile Communications Inc. Fail-soft architecture for public trunking system
CA1318409C (en) * 1988-10-27 1993-05-25 Dennis L. Debruler Multiprocessor load sharing arrangement
ES2149794T3 (es) * 1993-09-24 2000-11-16 Siemens Ag Procedimiento para compensar la carga en un sistema multiprocesador.

Also Published As

Publication number Publication date
JPH10511785A (ja) 1998-11-10
ATE202225T1 (de) 2001-06-15
CA2206373A1 (en) 1996-06-13
NO972597L (no) 1997-08-05
SE9404295D0 (sv) 1994-12-09
NO972597D0 (no) 1997-06-06
KR980700611A (ko) 1998-03-30
EP0796463A2 (en) 1997-09-24
KR100331492B1 (ko) 2002-08-22
WO1996018149A3 (en) 1996-08-15
FI972407A (fi) 1997-06-06
CN1132097C (zh) 2003-12-24
EP0796463B1 (en) 2001-06-13
DE69521337D1 (de) 2001-07-19
AU4277196A (en) 1996-06-26
GR3036045T3 (en) 2001-09-28
BR9509895A (pt) 1997-11-25
AU716774B2 (en) 2000-03-09
WO1996018149A2 (en) 1996-06-13
CN1169191A (zh) 1997-12-31
DE69521337T2 (de) 2001-10-11
MX9703872A (es) 1997-08-30
FI972407A0 (fi) 1997-06-06
ES2161918T3 (es) 2001-12-16

Similar Documents

Publication Publication Date Title
Martin et al. WARPED: A time warp simulation kernel for analysis and application development
ATE85713T1 (de) Digitalprozessorsteuerung.
EP0917057A3 (en) Multiprocessor computer architecture with multiple operating system instances and software controlled resource allocation
DE69533024D1 (de) Zugriffskontrollsystem für an einem Privatnetz angeschlossene Computer
DE69033092D1 (de) Betriebssystemaufbau mit mehreren verarbeitungseinheiten
GB9909258D0 (en) Management of server connections
DE69032649T2 (de) Dateiveränderungsmonitor für rechner-, betriebs- und dateiverwaltungssysteme
HU228286B1 (en) Method system and computer program for workload management in a computing environment
ATE468562T1 (de) Virtualisierung von e/a-adapterressourcen
DK0796463T3 (da) Konfigurationsmekanisme
Karonis et al. A multilevel approach to topology-aware collective operations in computational grids
ES2007233A6 (es) Una estructura de memoria de encauzamiento para un computador de alta velocidad, unidad de acoplamiento a memoria para la misma y metodo correspondiente para grabar y leer ionformacion de datos.
Horst et al. An architecture for high volume transaction processing
Hasan et al. A tunable hybrid memory allocator
Benoit et al. Models and complexity results for performance and energy optimization of concurrent streaming applications
Gargaro et al. Adapting Ada distribution and fault tolerance
JPS5860366A (ja) 電子計算機システム
Mannai et al. Design and implementation of a distributed transaction processing system
Gavish et al. An extensible architecture for data flow processing
US20030037066A1 (en) Delegating sort tasks between heterogeneous computer systems
Kitamura et al. Dynamic access load balancing on the parallel secondary storage
WILSON Analysis of Algorithmic Structures with Heterogeneous Tasks(Final Report)
Webster RSVP upgrade and maintenance
Kågström et al. 184 Parallel Programming and Applications P. Fritzson and L. Finmo (Eds.) IOS Press, 1995
Gagliardi et al. A transportable RSX11M system