DE69941502D1 - Verbindung von peripheriegeräten mit einem bus über eine slave-schnittstellenvorrichtung - Google Patents
Verbindung von peripheriegeräten mit einem bus über eine slave-schnittstellenvorrichtungInfo
- Publication number
- DE69941502D1 DE69941502D1 DE69941502T DE69941502T DE69941502D1 DE 69941502 D1 DE69941502 D1 DE 69941502D1 DE 69941502 T DE69941502 T DE 69941502T DE 69941502 T DE69941502 T DE 69941502T DE 69941502 D1 DE69941502 D1 DE 69941502D1
- Authority
- DE
- Germany
- Prior art keywords
- interface device
- peripheral devices
- bus via
- slave interface
- connecting peripheral
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4063—Device-to-bus coupling
- G06F13/4068—Electrical coupling
- G06F13/4072—Drivers or receivers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4063—Device-to-bus coupling
- G06F13/4068—Electrical coupling
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2213/00—Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F2213/0038—System on Chip
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computing Systems (AREA)
- Mathematical Physics (AREA)
- Information Transfer Systems (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP98200596 | 1998-02-25 | ||
PCT/IB1999/000198 WO1999044142A2 (en) | 1998-02-25 | 1999-02-04 | Interfacing peripheral devices via a slave group interface device to a bus |
Publications (1)
Publication Number | Publication Date |
---|---|
DE69941502D1 true DE69941502D1 (de) | 2009-11-19 |
Family
ID=8233416
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE69941502T Expired - Lifetime DE69941502D1 (de) | 1998-02-25 | 1999-02-04 | Verbindung von peripheriegeräten mit einem bus über eine slave-schnittstellenvorrichtung |
Country Status (6)
Country | Link |
---|---|
US (1) | US6378019B1 (de) |
EP (1) | EP0983554B1 (de) |
JP (1) | JP2001522501A (de) |
KR (1) | KR100642158B1 (de) |
DE (1) | DE69941502D1 (de) |
WO (1) | WO1999044142A2 (de) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE19961124A1 (de) * | 1999-12-17 | 2001-06-21 | Infineon Technologies Ag | Schnittstelle |
US6816938B2 (en) * | 2001-03-27 | 2004-11-09 | Synopsys, Inc. | Method and apparatus for providing a modular system on-chip interface |
KR20050003069A (ko) * | 2003-06-30 | 2005-01-10 | 주식회사 대우일렉트로닉스 | 마이크로 컨트롤러의 버스 인터페이스 |
KR100737904B1 (ko) * | 2003-12-27 | 2007-07-10 | 한국전자통신연구원 | 마스터/슬레이브 디바이스간의 인터페이스 장치 및 그 방법 |
KR100762264B1 (ko) * | 2005-06-14 | 2007-10-01 | 충남대학교산학협력단 | 지연 시간을 감소시키는 버스 매트릭스 구조 |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4218740A (en) * | 1974-10-30 | 1980-08-19 | Motorola, Inc. | Interface adaptor architecture |
DE3139421A1 (de) * | 1981-10-03 | 1983-04-21 | Nsm-Apparatebau Gmbh & Co Kg, 6530 Bingen | Serielle ausgabeschaltung |
US4794525A (en) * | 1984-06-07 | 1988-12-27 | Motorola, Inc. | External interface control circuitry for microcomputer systems |
IL96808A (en) * | 1990-04-18 | 1996-03-31 | Rambus Inc | Introductory / Origin Circuit Agreed Using High-Performance Brokerage |
US5613135A (en) * | 1992-09-17 | 1997-03-18 | Kabushiki Kaisha Toshiba | Portable computer having dedicated register group and peripheral controller bus between system bus and peripheral controller |
US5625807A (en) * | 1994-09-19 | 1997-04-29 | Advanced Micro Devices | System and method for enabling and disabling a clock run function to control a peripheral bus clock signal |
-
1999
- 1999-02-04 DE DE69941502T patent/DE69941502D1/de not_active Expired - Lifetime
- 1999-02-04 WO PCT/IB1999/000198 patent/WO1999044142A2/en active IP Right Grant
- 1999-02-04 EP EP99901809A patent/EP0983554B1/de not_active Expired - Lifetime
- 1999-02-04 JP JP54331399A patent/JP2001522501A/ja active Pending
- 1999-02-04 KR KR1019997009764A patent/KR100642158B1/ko not_active IP Right Cessation
- 1999-02-19 US US09/253,083 patent/US6378019B1/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
WO1999044142A3 (en) | 1999-10-14 |
US6378019B1 (en) | 2002-04-23 |
EP0983554B1 (de) | 2009-10-07 |
JP2001522501A (ja) | 2001-11-13 |
WO1999044142A2 (en) | 1999-09-02 |
EP0983554A2 (de) | 2000-03-08 |
KR100642158B1 (ko) | 2006-11-03 |
KR20010020189A (ko) | 2001-03-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69837341D1 (de) | Gleichzeitige verbindung zu mehreren piconetzen | |
DE69809450D1 (de) | Datenverarbeitungsvorrichtung | |
BR9710278A (pt) | Processo afluente multifásico de duplo ciclo | |
BR9005189A (pt) | Casa de formato poligonal | |
DE69303485D1 (de) | Reinigungsmittel-dosiervorrichtung | |
DE69832562T2 (de) | Verbindungsvorrichtung | |
DE69941502D1 (de) | Verbindung von peripheriegeräten mit einem bus über eine slave-schnittstellenvorrichtung | |
DE69818830D1 (de) | Verbesserungen in verbindung mit lenkeinrichtungen | |
DE69524157D1 (de) | Koordinateneingabevorrichtung | |
DE69820892D1 (de) | Abnehmbare verbindungsvorrichtung | |
NO965010D0 (no) | Anordning for blanding av to fluider | |
DE69423331D1 (de) | Koordinateneingabevorrichtung | |
DE59803259D1 (de) | Mischvorrichtung | |
ATE233048T1 (de) | Dosiervorrichtung | |
ID24413A (id) | Turunan-turunan bifenil sebagai obat-obatan | |
DE69824617D1 (de) | Anschraubbare fluidfiltervorrichtung | |
IT1299587B1 (it) | Additivi multifunzionali liquidi | |
NO975800D0 (no) | Doseringsanordning | |
DE69801367D1 (de) | Verbindungsvorrichtung | |
DE69624692D1 (de) | Verbindung von Endgeräten mit einem Hauptrechner | |
IT1291499B1 (it) | Dispositivo atto a consentire la condivisione di una linea di comunicazione | |
DE69724969D1 (de) | System zum Anschluss von Peripheriegeräten mit Prioritätarbitrierung, insbesondere in einem Mikrocontollerchip-Emulator | |
DE59804391D1 (de) | Anschlusseinrichtung | |
DE69330891D1 (de) | Schnittstellenanordnung zur Verbindung von Mikroprozessoren | |
ATA228886A (de) | Steckkupplung fuer die verbindung von schlaeuchen |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
R082 | Change of representative |
Ref document number: 983554 Country of ref document: EP Representative=s name: MUELLER-BORE & PARTNER PATENTANWAELTE, EUROPEA, DE |