DE69912034D1 - Bildverarbeitungsgerät - Google Patents

Bildverarbeitungsgerät

Info

Publication number
DE69912034D1
DE69912034D1 DE69912034T DE69912034T DE69912034D1 DE 69912034 D1 DE69912034 D1 DE 69912034D1 DE 69912034 T DE69912034 T DE 69912034T DE 69912034 T DE69912034 T DE 69912034T DE 69912034 D1 DE69912034 D1 DE 69912034D1
Authority
DE
Germany
Prior art keywords
image processing
processing device
image
processing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69912034T
Other languages
English (en)
Other versions
DE69912034T2 (de
Inventor
Mutsuhiro Oomori
Yu Kato
Katsuya Kita
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Publication of DE69912034D1 publication Critical patent/DE69912034D1/de
Application granted granted Critical
Publication of DE69912034T2 publication Critical patent/DE69912034T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
    • G09G5/39—Control of the bit-mapped memory
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
    • G06F15/7839—Architectures of general purpose stored program computers comprising a single central processing unit with memory
    • G06F15/7842—Architectures of general purpose stored program computers comprising a single central processing unit with memory on one IC chip (single chip microcontrollers)
    • G06F15/7857—Architectures of general purpose stored program computers comprising a single central processing unit with memory on one IC chip (single chip microcontrollers) using interleaved memory
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T1/00—General purpose image data processing
    • G06T1/60—Memory management
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T15/00—3D [Three Dimensional] image rendering
    • G06T15/005—General purpose rendering architectures
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2360/00—Aspects of the architecture of display systems
    • G09G2360/12—Frame memory handling
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2360/00—Aspects of the architecture of display systems
    • G09G2360/12—Frame memory handling
    • G09G2360/123—Frame memory handling using interleaving
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computer Graphics (AREA)
  • General Engineering & Computer Science (AREA)
  • Image Generation (AREA)
  • Image Processing (AREA)
  • Memory System (AREA)
  • Controls And Circuits For Display Device (AREA)
  • Semiconductor Memories (AREA)
  • Dram (AREA)
DE69912034T 1998-06-25 1999-06-25 Bildverarbeitungsgerät Expired - Lifetime DE69912034T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP10178559A JP2000011190A (ja) 1998-06-25 1998-06-25 画像処理装置
JP17855998 1998-06-25

Publications (2)

Publication Number Publication Date
DE69912034D1 true DE69912034D1 (de) 2003-11-20
DE69912034T2 DE69912034T2 (de) 2004-07-22

Family

ID=16050610

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69912034T Expired - Lifetime DE69912034T2 (de) 1998-06-25 1999-06-25 Bildverarbeitungsgerät

Country Status (5)

Country Link
US (1) US6480199B1 (de)
EP (1) EP0969411B1 (de)
JP (1) JP2000011190A (de)
CA (1) CA2274391C (de)
DE (1) DE69912034T2 (de)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH10502181A (ja) * 1994-06-20 1998-02-24 ネオマジック・コーポレイション メモリインタフェースのないグラフィックスコントローラ集積回路
US6972774B2 (en) * 2000-02-21 2005-12-06 Fujitsu Limited Image processing system for inserting plurality of images into composite area, and medium
JP4568950B2 (ja) * 2000-02-29 2010-10-27 ソニー株式会社 グラフィックス描画装置
US20050078118A1 (en) * 2000-05-12 2005-04-14 Microsoft Corporation Table indexing system and method
JP3747859B2 (ja) * 2002-02-06 2006-02-22 ソニー株式会社 画像処理装置およびその方法
KR20060044124A (ko) * 2004-11-11 2006-05-16 삼성전자주식회사 3차원 그래픽 가속을 위한 그래픽 시스템 및 메모리 장치
US8350865B2 (en) 2007-01-25 2013-01-08 Broadcom Corporation Method and system for efficiently organizing data in memory
JP4670887B2 (ja) * 2008-03-31 2011-04-13 ソニー株式会社 画像処理装置
US20100079454A1 (en) * 2008-09-29 2010-04-01 Legakis Justin S Single Pass Tessellation
JP2010097311A (ja) * 2008-10-15 2010-04-30 Panasonic Corp 半導体装置及び半導体集積回路
KR101910893B1 (ko) 2017-04-21 2019-01-04 오스템임플란트 주식회사 클리핑 기능을 이용한 데이터 선택 장치 및 그 방법

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5239654A (en) 1989-11-17 1993-08-24 Texas Instruments Incorporated Dual mode SIMD/MIMD processor providing reuse of MIMD instruction memories as data memories when operating in SIMD mode
US5371519A (en) * 1993-03-03 1994-12-06 Honeywell Inc. Split sort image processing apparatus and method
US5544306A (en) * 1994-05-03 1996-08-06 Sun Microsystems, Inc. Flexible dram access in a frame buffer memory and system
US6295074B1 (en) 1996-03-21 2001-09-25 Hitachi, Ltd. Data processing apparatus having DRAM incorporated therein
EP0935252B1 (de) 1996-10-28 2004-04-21 Mitsubishi Denki Kabushiki Kaisha Integrierte speicherschaltungsanordnung mit logischer schaltungskompatibler struktur
US5883814A (en) * 1997-03-13 1999-03-16 International Business Machines Corporation System-on-chip layout compilation
US5867180A (en) * 1997-03-13 1999-02-02 International Business Machines Corporation Intelligent media memory statically mapped in unified memory architecture
JP3514947B2 (ja) * 1997-06-05 2004-04-05 シャープ株式会社 ３次元画像処理装置及び３次元画像処理方法

Also Published As

Publication number Publication date
JP2000011190A (ja) 2000-01-14
EP0969411A1 (de) 2000-01-05
CA2274391A1 (en) 1999-12-25
US6480199B1 (en) 2002-11-12
EP0969411B1 (de) 2003-10-15
CA2274391C (en) 2010-03-30
DE69912034T2 (de) 2004-07-22

Similar Documents

Publication Publication Date Title
DE69915721D1 (de) Bildverarbeitungsvorrichtung
DE69921388D1 (de) Bildverarbeitungsvorrichtung
DE69915901D1 (de) Bildverarbeitungsgerät
DE69826544D1 (de) Bildverarbeitungsgerät
DE60019828D1 (de) Bildverarbeitungsvorrichtung
DE60030027D1 (de) Bildverarbeitungsgerät
DE69901858D1 (de) Bildverarbeitung
DE69901360D1 (de) Bildverarbeitungsgerät
DE69939925D1 (de) Bildaufnahmegerät
DE19983266T1 (de) Bilderzeugungsgerät
DE69515198D1 (de) Bildverarbeitungsvorrichtung
DE69939195D1 (de) Bilderzeugungsvorrichtung
DE69942004D1 (de) Bildaufnahmevorrichtung
DE69914545D1 (de) Bildaufnahmegerät
DE69902107T2 (de) Bildaufnahmegerät
DE69828833D1 (de) Bildverarbeitungsvorrichtung
DE69933531D1 (de) Bildaufnahmegerät
DE69518467D1 (de) Bildverarbeitungsgerät
DE69812518T2 (de) Bildverarbeitungsvorrichtung
DE69939858D1 (de) Bildverarbeitung
DE60033589D1 (de) Bildverarbeitung
DE60041473D1 (de) Bildverarbeitungsgerät
DE60026785D1 (de) Bildverarbeitungsgerät
DE69905294T2 (de) Bildverarbeitung
DE69824510D1 (de) Bildverarbeitungsvorrichtung

Legal Events

Date Code Title Description
8364 No opposition during term of opposition