DE69841769D1 - Dynamische Übersetzung zwischen verschiedenen Befehlskodes durch Wiederzusammensetzung von Befehlselementen - Google Patents

Dynamische Übersetzung zwischen verschiedenen Befehlskodes durch Wiederzusammensetzung von Befehlselementen

Info

Publication number
DE69841769D1
DE69841769D1 DE69841769T DE69841769T DE69841769D1 DE 69841769 D1 DE69841769 D1 DE 69841769D1 DE 69841769 T DE69841769 T DE 69841769T DE 69841769 T DE69841769 T DE 69841769T DE 69841769 D1 DE69841769 D1 DE 69841769D1
Authority
DE
Germany
Prior art keywords
command
assembly
dynamic translation
elements
codes
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69841769T
Other languages
English (en)
Inventor
Rolf Dipl-Ing Hilgendorf
Hartmut Dr Dipl-Ph Schwermer
Werner Dipl-Ing Soell
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Application granted granted Critical
Publication of DE69841769D1 publication Critical patent/DE69841769D1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30145—Instruction analysis, e.g. decoding, instruction word fields
    • G06F9/3016—Decoding the operand specifier, e.g. specifier format
    • G06F9/30167—Decoding the operand specifier, e.g. specifier format of immediate specifier, e.g. constants
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/3017—Runtime instruction translation, e.g. macros
    • G06F9/30174—Runtime instruction translation, e.g. macros for non-native instruction set, e.g. Javabyte, legacy code

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Executing Machine-Instructions (AREA)
DE69841769T 1997-02-27 1998-02-05 Dynamische Übersetzung zwischen verschiedenen Befehlskodes durch Wiederzusammensetzung von Befehlselementen Expired - Lifetime DE69841769D1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP97103233 1997-02-27

Publications (1)

Publication Number Publication Date
DE69841769D1 true DE69841769D1 (de) 2010-09-02

Family

ID=8226531

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69841769T Expired - Lifetime DE69841769D1 (de) 1997-02-27 1998-02-05 Dynamische Übersetzung zwischen verschiedenen Befehlskodes durch Wiederzusammensetzung von Befehlselementen

Country Status (5)

Country Link
US (1) US5925124A (de)
JP (1) JP3180075B2 (de)
KR (1) KR100300001B1 (de)
DE (1) DE69841769D1 (de)
TW (1) TW368636B (de)

Families Citing this family (41)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001515240A (ja) * 1997-09-01 2001-09-18 フジツウ シーメンス コンピューターズ ゲゼルシャフト ミット ベシュレンクテル ハフツング オブジェクトコードからプログラムコードへの変換方法
US6460116B1 (en) 1998-09-21 2002-10-01 Advanced Micro Devices, Inc. Using separate caches for variable and generated fixed-length instructions
US6275927B2 (en) * 1998-09-21 2001-08-14 Advanced Micro Devices. Compressing variable-length instruction prefix bytes
US6253309B1 (en) 1998-09-21 2001-06-26 Advanced Micro Devices, Inc. Forcing regularity into a CISC instruction set by padding instructions
US6339822B1 (en) 1998-10-02 2002-01-15 Advanced Micro Devices, Inc. Using padded instructions in a block-oriented cache
US6240506B1 (en) 1998-10-02 2001-05-29 Advanced Micro Devices, Inc. Expanding instructions with variable-length operands to a fixed length
JP4709394B2 (ja) * 1999-04-27 2011-06-22 インターナショナル・ビジネス・マシーンズ・コーポレーション プログラムコード変換において使用する例外処理の方法および装置
US6654869B1 (en) * 1999-10-28 2003-11-25 International Business Machines Corporation Assigning a group tag to an instruction group wherein the group tag is recorded in the completion table along with a single instruction address for the group to facilitate in exception handling
US7418580B1 (en) * 1999-12-02 2008-08-26 International Business Machines Corporation Dynamic object-level code transaction for improved performance of a computer
US6697939B1 (en) * 2000-01-06 2004-02-24 International Business Machines Corporation Basic block cache microprocessor with instruction history information
US6978233B1 (en) * 2000-03-03 2005-12-20 Unisys Corporation Method for emulating multi-processor environment
JP2001275140A (ja) * 2000-03-28 2001-10-05 Matsushita Electric Ind Co Ltd 運用／待機構成の通信制御装置及び運用／待機系切替方法
US6732257B1 (en) * 2000-09-29 2004-05-04 Intel Corporation Reducing the length of lower level instructions by splitting and recombining an immediate
US6775892B2 (en) * 2000-12-22 2004-08-17 Diebolt International, Inc. Retaining ring installation tool
US6691306B1 (en) * 2000-12-22 2004-02-10 Lsi Logic Corporation Use of limited program space of general purpose processor for unlimited sequence of translated instructions
US7873814B1 (en) * 2000-12-22 2011-01-18 Lsi Corporation Microcode based hardware translator to support a multitude of processors
GB0202728D0 (en) * 2002-02-06 2002-03-27 Transitive Technologies Ltd Condition code flag emulation for program code conversion
US7331040B2 (en) * 2002-02-06 2008-02-12 Transitive Limted Condition code flag emulation for program code conversion
US7162617B2 (en) * 2003-02-14 2007-01-09 Fine Arc Incorporated Data processor with changeable architecture
US7219337B2 (en) * 2003-03-06 2007-05-15 Northrop Grumman Corporation Direct instructions rendering emulation computer technique
US7272700B1 (en) * 2003-12-23 2007-09-18 Altera Corporation Methods and apparatus for indirect compound VLIW execution using operand address mapping techniques
US8427490B1 (en) 2004-05-14 2013-04-23 Nvidia Corporation Validating a graphics pipeline using pre-determined schedules
JP2006092158A (ja) * 2004-09-22 2006-04-06 Toshiba Corp デジタル信号処理回路
US8624906B2 (en) * 2004-09-29 2014-01-07 Nvidia Corporation Method and system for non stalling pipeline instruction fetching from memory
US8493396B2 (en) 2004-11-15 2013-07-23 Nvidia Corporation Multidimensional datapath processing in a video processor
US20060155961A1 (en) * 2005-01-06 2006-07-13 International Business Machines Corporation Apparatus and method for reformatting instructions before reaching a dispatch point in a superscalar processor
TW200643781A (en) * 2005-06-02 2006-12-16 Rdc Semiconductor Co Ltd Conversion interface of memory device
US9092170B1 (en) 2005-10-18 2015-07-28 Nvidia Corporation Method and system for implementing fragment operation processing across a graphics bus interconnect
US9436468B2 (en) * 2005-11-22 2016-09-06 Intel Corporation Technique for setting a vector mask
US8683126B2 (en) * 2007-07-30 2014-03-25 Nvidia Corporation Optimal use of buffer space by a storage controller which writes retrieved data directly to a memory
US8698819B1 (en) 2007-08-15 2014-04-15 Nvidia Corporation Software assisted shader merging
US9024957B1 (en) 2007-08-15 2015-05-05 Nvidia Corporation Address independent shader program loading
US8659601B1 (en) 2007-08-15 2014-02-25 Nvidia Corporation Program sequencer for generating indeterminant length shader programs for a graphics processor
US8411096B1 (en) 2007-08-15 2013-04-02 Nvidia Corporation Shader program instruction fetch
US9064333B2 (en) 2007-12-17 2015-06-23 Nvidia Corporation Interrupt handling techniques in the rasterizer of a GPU
US8780123B2 (en) * 2007-12-17 2014-07-15 Nvidia Corporation Interrupt handling techniques in the rasterizer of a GPU
US7502918B1 (en) * 2008-03-28 2009-03-10 International Business Machines Corporation Method and system for data dependent performance increment and power reduction
US8923385B2 (en) * 2008-05-01 2014-12-30 Nvidia Corporation Rewind-enabled hardware encoder
US8681861B2 (en) * 2008-05-01 2014-03-25 Nvidia Corporation Multistandard hardware video encoder
US8489851B2 (en) * 2008-12-11 2013-07-16 Nvidia Corporation Processing of read requests in a memory controller using pre-fetch mechanism
GB2484489A (en) * 2010-10-12 2012-04-18 Advanced Risc Mach Ltd Instruction decoder using an instruction set identifier to determine the decode rules to use.

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4236204A (en) * 1978-03-13 1980-11-25 Motorola, Inc. Instruction set modifier register
US4415969A (en) * 1980-02-07 1983-11-15 Intel Corporation Macroinstruction translator unit for use in a microprocessor
JPS6133546A (ja) * 1984-07-25 1986-02-17 Nec Corp 情報処理装置
KR900003591B1 (ko) * 1985-04-08 1990-05-26 가부시기 가이샤 히다찌 세이사꾸쇼 데이터 처리장치
US4791559A (en) * 1985-12-16 1988-12-13 Sperry Corporation High-speed instruction control for vector processors with remapping
US5115500A (en) * 1988-01-11 1992-05-19 International Business Machines Corporation Plural incompatible instruction format decode method and apparatus
GB2289354B (en) * 1994-05-03 1997-08-27 Advanced Risc Mach Ltd Multiple instruction set mapping
US5638525A (en) * 1995-02-10 1997-06-10 Intel Corporation Processor capable of executing programs that contain RISC and CISC instructions

Also Published As

Publication number Publication date
KR100300001B1 (ko) 2001-09-03
JPH10240524A (ja) 1998-09-11
JP3180075B2 (ja) 2001-06-25
TW368636B (en) 1999-09-01
US5925124A (en) 1999-07-20
KR19980070019A (ko) 1998-10-26

Similar Documents

Publication Publication Date Title
DE69841769D1 (de) Dynamische Übersetzung zwischen verschiedenen Befehlskodes durch Wiederzusammensetzung von Befehlselementen
DE69424190D1 (de) Elektromechanischer wandler
DE69605203D1 (de) Eckverbindung zwischen den enden von zwei plattenförmigen elementen
DE69523247D1 (de) Bremsrotor
DE69529202D1 (de) Notizblock
DE69530815D1 (de) Viskosimeter
FI952286A0 (fi) Hissi
DE59502365D1 (de) Elektrohydraulischer antrieb
DE69510905D1 (de) Entfeuchtungseinrichtungen
NO971279D0 (no) Kopolyestere
FI970090A0 (fi) Suora muuttaja
NO953912L (no) Brönnbetjeningsfluider
FI944696A0 (fi) Menetelmä kemitermomekaanisten massojen valmistamiseksi
DE69515739D1 (de) Verbesserte Imidazolium Härter
IT1266819B1 (it) Rotore cilindrico
DE59501232D1 (de) Doppelpumpe
FR2722734B1 (fr) Bloc-notes
KR960011059U (ko) 개선된 스토퍼 조립체
DE59806316D1 (de) Dichtungsanordnung zwischen ruhend aufeinanderliegenden Bauteilen
KR960021140U (ko) 축연결부 구조
KR970010178U (ko) 샤프트 조립구조
BR9405172A (pt) Rotor hidráulico
KR950027814U (ko) 마찰저감형 태핏구조
EE00024U1 (et) Rootor
KR960018815U (ko) 관통콘덴사의 유전체 구조

Legal Events

Date Code Title Description
8320 Willingness to grant licences declared (paragraph 23)