DE69817328D1 - Warteschlangenstruktur und -verfahren zur prioritätszuteilung von rahmen in einem netzwerkkoppelfeld - Google Patents

Warteschlangenstruktur und -verfahren zur prioritätszuteilung von rahmen in einem netzwerkkoppelfeld

Info

Publication number
DE69817328D1
DE69817328D1 DE69817328T DE69817328T DE69817328D1 DE 69817328 D1 DE69817328 D1 DE 69817328D1 DE 69817328 T DE69817328 T DE 69817328T DE 69817328 T DE69817328 T DE 69817328T DE 69817328 D1 DE69817328 D1 DE 69817328D1
Authority
DE
Germany
Prior art keywords
frame
queue structure
priority assignment
network coupler
coupler
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69817328T
Other languages
English (en)
Other versions
DE69817328T2 (de
Inventor
Bahadir Erimli
Ian Crayford
Chandan Egbert
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
GlobalFoundries Inc
Original Assignee
Advanced Micro Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Micro Devices Inc filed Critical Advanced Micro Devices Inc
Publication of DE69817328D1 publication Critical patent/DE69817328D1/de
Application granted granted Critical
Publication of DE69817328T2 publication Critical patent/DE69817328T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L69/00—Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
    • H04L69/26—Special purpose or proprietary protocols or architectures
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/12—Replacement control
    • G06F12/121—Replacement control using replacement algorithms
    • G06F12/128—Replacement control using replacement algorithms adapted to multidimensional cache systems, e.g. set-associative, multicache, multiset or multilevel
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/412—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1015—Read-write modes for single port memories, i.e. having either a random port or a serial port
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/02—Details
    • H04L12/16—Arrangements for providing special services to substations
    • H04L12/18—Arrangements for providing special services to substations for broadcast or conference, e.g. multicast
    • H04L12/1881—Arrangements for providing special services to substations for broadcast or conference, e.g. multicast with schedule organisation, e.g. priority, sequence management
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
    • H04L12/46—Interconnection of networks
    • H04L12/4641—Virtual LANs, VLANs, e.g. virtual private networks [VPN]
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L41/00—Arrangements for maintenance, administration or management of data switching networks, e.g. of packet switching networks
    • H04L41/02—Standardisation; Integration
    • H04L41/0213—Standardised network management protocols, e.g. simple network management protocol [SNMP]
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00—Traffic control in data switching networks
    • H04L47/50—Queue scheduling
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00—Traffic control in data switching networks
    • H04L47/50—Queue scheduling
    • H04L47/62—Queue scheduling characterised by scheduling criteria
    • H04L47/6215—Individual queue per QOS, rate or priority
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/25—Routing or path finding in a switch fabric
    • H04L49/253—Routing or path finding in a switch fabric using establishment or release of connections between ports
    • H04L49/255—Control mechanisms for ATM switching fabrics
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/30—Peripheral units, e.g. input or output ports
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/90—Buffering arrangements
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/90—Buffering arrangements
    • H04L49/901—Buffering arrangements using storage descriptor, e.g. read or write pointers
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/90—Buffering arrangements
    • H04L49/9063—Intermediate storage in different physical parts of a node or terminal
    • H04L49/9068—Intermediate storage in different physical parts of a node or terminal in the network interface card
    • H04L49/9073—Early interruption upon arrival of a fraction of a packet
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/90—Buffering arrangements
    • H04L49/9063—Intermediate storage in different physical parts of a node or terminal
    • H04L49/9078—Intermediate storage in different physical parts of a node or terminal using an external memory or storage device
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q3/00—Selecting arrangements
    • H04Q3/42—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker
    • H04Q3/54—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised
    • H04Q3/545—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised using a stored programme
    • H04Q3/54575—Software application
    • H04Q3/54591—Supervision, e.g. fault localisation, traffic measurements, avoiding errors, failure recovery, monitoring, statistical analysis
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/02—Details
    • H04L12/16—Arrangements for providing special services to substations
    • H04L12/18—Arrangements for providing special services to substations for broadcast or conference, e.g. multicast
    • H04L12/1863—Arrangements for providing special services to substations for broadcast or conference, e.g. multicast comprising mechanisms for improved reliability, e.g. status reports
    • H04L12/1877—Measures taken prior to transmission
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
    • H04L12/46—Interconnection of networks
    • H04L12/4641—Virtual LANs, VLANs, e.g. virtual private networks [VPN]
    • H04L12/4645—Details on frame tagging
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
    • H04L12/46—Interconnection of networks
    • H04L12/4641—Virtual LANs, VLANs, e.g. virtual private networks [VPN]
    • H04L12/467—Arrangements for supporting untagged frames, e.g. port-based VLANs
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/10—Packet switching elements characterised by the switching fabric construction
    • H04L49/103—Packet switching elements characterised by the switching fabric construction using a shared central buffer; using a shared memory
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/20—Support for services
    • H04L49/205—Quality of Service based
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/30—Peripheral units, e.g. input or output ports
    • H04L49/3009—Header conversion, routing tables or routing tags
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/30—Peripheral units, e.g. input or output ports
    • H04L49/3027—Output queuing
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/35—Switches specially adapted for specific applications
    • H04L49/351—Switches specially adapted for specific applications for local area network [LAN], e.g. Ethernet switches
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/35—Switches specially adapted for specific applications
    • H04L49/354—Switches specially adapted for specific applications for supporting virtual local area networks [VLAN]
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/1316—Service observation, testing
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/13162—Fault indication and localisation

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Security & Cryptography (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computing Systems (AREA)
  • Computer Hardware Design (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
DE69817328T 1997-02-14 1998-02-06 Warteschlangenstruktur und -verfahren zur prioritätszuteilung von rahmen in einem netzwerkkoppelfeld Expired - Lifetime DE69817328T2 (de)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US3802597P 1997-02-14 1997-02-14
US38025P 1997-02-14
US993147 1997-12-18
US08/993,147 US6487212B1 (en) 1997-02-14 1997-12-18 Queuing structure and method for prioritization of frames in a network switch
PCT/US1998/002357 WO1998036587A2 (en) 1997-02-14 1998-02-06 Queuing structure and method for prioritization of frames in a network switch

Publications (2)

Publication Number Publication Date
DE69817328D1 true DE69817328D1 (de) 2003-09-25
DE69817328T2 DE69817328T2 (de) 2004-05-27

Family

ID=26714764

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69817328T Expired - Lifetime DE69817328T2 (de) 1997-02-14 1998-02-06 Warteschlangenstruktur und -verfahren zur prioritätszuteilung von rahmen in einem netzwerkkoppelfeld

Country Status (4)

Country Link
US (1) US6487212B1 (de)
EP (1) EP0960536B1 (de)
DE (1) DE69817328T2 (de)
WO (1) WO1998036587A2 (de)

Families Citing this family (82)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FI108192B (fi) * 1998-03-19 2001-11-30 Nokia Networks Oy Menetelmä ja laitteisto palvelun laadun kontrolloimiseksi matkaviestinjärjestelmässä
US6590901B1 (en) * 1998-04-01 2003-07-08 Mosaid Technologies, Inc. Method and apparatus for providing a packet buffer random access memory
US7020712B1 (en) * 1998-09-30 2006-03-28 Cisco Technology, Inc. Reducing CPU overhead in the forwarding process in an inbound/outbound controller for a router
US8266266B2 (en) 1998-12-08 2012-09-11 Nomadix, Inc. Systems and methods for providing dynamic network authorization, authentication and accounting
US8713641B1 (en) 1998-12-08 2014-04-29 Nomadix, Inc. Systems and methods for authorizing, authenticating and accounting users having transparent computer access to a network using a gateway device
US7194554B1 (en) 1998-12-08 2007-03-20 Nomadix, Inc. Systems and methods for providing dynamic network authorization authentication and accounting
US6546010B1 (en) * 1999-02-04 2003-04-08 Advanced Micro Devices, Inc. Bandwidth efficiency in cascaded scheme
US6678271B1 (en) * 1999-07-12 2004-01-13 Nortel Networks Limited High performance system and method having a local bus and a global bus
US6754223B1 (en) * 1999-08-17 2004-06-22 Conexant Systems, Inc. Integrated circuit that processes communication packets with co-processor circuitry to determine a prioritized processing order for a core processor
WO2001022689A1 (en) * 1999-09-21 2001-03-29 Touch Technologies, Inc. Method and apparatus for receive or transmit data ordering
US7197556B1 (en) 1999-10-22 2007-03-27 Nomadix, Inc. Location-based identification for use in a communications network
ES2221868T3 (es) * 1999-10-22 2005-01-16 Nomadix, Inc. Identificacion basada en la localizacion para su uso en una red de comunicaciones.
US6717951B2 (en) * 1999-12-29 2004-04-06 Intel Corporation Method and apparatus for determining priority of network packets
US6745262B1 (en) * 2000-01-06 2004-06-01 International Business Machines Corporation Method, system, program, and data structure for queuing requests having different priorities
US7117263B1 (en) 2000-02-01 2006-10-03 Hewlett-Packard Development Company, L.P. Apparatus and method for processing requests from an external queue in a TCP/IP-based application system
US6735210B1 (en) * 2000-02-18 2004-05-11 3Com Corporation Transmit queue caching
US7197564B1 (en) * 2000-04-07 2007-03-27 Hewlett-Packard Development Company, L.P. Adaptive admission control system for a server application system
US7352770B1 (en) 2000-08-04 2008-04-01 Intellon Corporation Media access control protocol with priority and contention-free intervals
US7054949B2 (en) 2001-01-19 2006-05-30 World Streaming Network, Inc. System and method for streaming media
US20070198739A1 (en) * 2001-01-19 2007-08-23 Streamworks Technologies, Inc. System and method for routing media
JPWO2002065709A1 (ja) * 2001-02-14 2004-06-17 川崎マイクロエレクトロニクス株式会社 ネットワーク・スイッチング装置
US6917623B1 (en) * 2001-03-26 2005-07-12 Advanced Micro Devices, Inc. System and method for transferring data in a network device
US6839351B1 (en) * 2001-03-28 2005-01-04 Advanced Micro Devices, Inc. Parallel packet lookup in a packet-switched network
US6842423B1 (en) * 2001-05-02 2005-01-11 Advanced Micro Devices, Inc. Systems and methods for priority-based flow control masking
US6950887B2 (en) * 2001-05-04 2005-09-27 Intel Corporation Method and apparatus for gathering queue performance data
JP2003152761A (ja) * 2001-11-14 2003-05-23 Nec Miyagi Ltd Ｌａｎ中継装置及びそれに用いる適応型フロー制御方法並びにそのプログラム
US20030140157A1 (en) * 2002-01-22 2003-07-24 Beverly Harlan T. Removing data from contiguous data flows
JP3872716B2 (ja) * 2002-04-30 2007-01-24 富士通株式会社 パケット出力制御装置
US7126912B2 (en) * 2002-05-30 2006-10-24 Motorola, Inc. Methods for sequencing datagram transmissions
US8149703B2 (en) 2002-06-26 2012-04-03 Qualcomm Atheros, Inc. Powerline network bridging congestion control
US7826466B2 (en) 2002-06-26 2010-11-02 Atheros Communications, Inc. Communication buffer scheme optimized for VoIP, QoS and data networking over a power line
US7272150B2 (en) * 2002-08-19 2007-09-18 World Wide Packets, Inc. System and method for shaping traffic from a plurality of data streams using hierarchical queuing
US7272149B2 (en) * 2002-08-19 2007-09-18 World Wide Packets, Inc. Bandwidth allocation systems and methods
US7277389B2 (en) * 2002-08-29 2007-10-02 World Wide Packets, Inc. Systems and methods for grouping of bandwidth allocations
US7269180B2 (en) * 2002-11-04 2007-09-11 World Wide Packets, Inc. System and method for prioritizing and queuing traffic
US7324547B1 (en) * 2002-12-13 2008-01-29 Nvidia Corporation Internet protocol (IP) router residing in a processor chipset
US8254267B2 (en) * 2003-07-15 2012-08-28 Agere Systems Inc. Extensible traffic generator for synthesis of network data traffic
CN1306759C (zh) * 2003-09-28 2007-03-21 中国科学院研究生院 一种用于交换系统中输入端两阶段排队结构的方法
US8090857B2 (en) 2003-11-24 2012-01-03 Qualcomm Atheros, Inc. Medium access control layer that encapsulates data from a plurality of received data units into a plurality of independently transmittable blocks
US20050163048A1 (en) * 2004-01-07 2005-07-28 Amit Arora Method and system for providing committed information rate (CIR) based fair access policy
US7660327B2 (en) 2004-02-03 2010-02-09 Atheros Communications, Inc. Temporary priority promotion for network communications in which access to a shared medium depends on a priority level
US7715425B2 (en) 2004-02-26 2010-05-11 Atheros Communications, Inc. Channel adaptation synchronized to periodically varying channel
US20050213500A1 (en) * 2004-03-29 2005-09-29 Dan Gaur Techniques to adaptively control flow thresholds
US20060140191A1 (en) * 2004-12-29 2006-06-29 Naik Uday R Multi-level scheduling using single bit vector
AU2006241023B2 (en) * 2005-04-25 2009-08-27 Samsung Electronics Co., Ltd. Method for transmitting/receiving data in a communication system
US7533109B2 (en) * 2005-04-26 2009-05-12 Hewlett-Packard Development Company, L.P. Item queue management
US7574578B2 (en) * 2005-05-02 2009-08-11 Elliptic Semiconductor Inc. System and method of adaptive memory structure for data pre-fragmentation or pre-segmentation
US7822059B2 (en) 2005-07-27 2010-10-26 Atheros Communications, Inc. Managing contention-free time allocations in a network
US8175190B2 (en) 2005-07-27 2012-05-08 Qualcomm Atheros, Inc. Managing spectra of modulated signals in a communication network
US7444478B2 (en) * 2005-11-18 2008-10-28 International Business Machines Corporation Priority scheme for transmitting blocks of data
US7450588B2 (en) * 2006-08-24 2008-11-11 Intel Corporation Storage network out of order packet reordering mechanism
JP4701152B2 (ja) * 2006-10-20 2011-06-15 富士通株式会社 データ中継装置、データ中継方法およびデータ中継プログラム
US8493995B2 (en) 2007-05-10 2013-07-23 Qualcomm Incorporated Managing distributed access to a shared medium
EP2328074A1 (de) * 2009-11-27 2011-06-01 STMicroelectronics S.r.l. Warteschlangeverwaltung
EP2559202A4 (de) 2010-04-12 2017-06-07 Qualcomm Incorporated Bereitstellung von begrenzern für kommunikationen mit geringem overhead in einem netzwerk
US9485200B2 (en) * 2010-05-18 2016-11-01 Intel Corporation Network switch with external buffering via looparound path
US8953631B2 (en) * 2010-06-30 2015-02-10 Intel Corporation Interruption, at least in part, of frame transmission
TWI419515B (zh) * 2010-07-29 2013-12-11 Cybertan Technology Inc The network bandwidth upper limit statistics and adjustment method of network equipment
US8891605B2 (en) 2013-03-13 2014-11-18 Qualcomm Incorporated Variable line cycle adaptation for powerline communications
US9699088B2 (en) * 2014-11-10 2017-07-04 Hughes Network Systems, Llc Service plan based flow control
US10176548B2 (en) * 2015-12-18 2019-01-08 Ati Technologies Ulc Graphics context scheduling based on flip queue management
WO2017199209A2 (en) * 2016-05-18 2017-11-23 Marvell Israel (M.I.S.L) Ltd. Traffic management in a network switching system with remote physical ports
US10951523B2 (en) 2017-01-09 2021-03-16 Marvell Asia Pte, Ltd. Port extender with local switching
US10812391B1 (en) 2017-01-27 2020-10-20 Marvell Israel (M.I.S.L) Ltd. Methods and apparatus for load balancing in a network
US10944683B1 (en) * 2017-05-25 2021-03-09 Amazon Technologies, Inc. Hybrid queue system for request throttling
US10592164B2 (en) 2017-11-14 2020-03-17 International Business Machines Corporation Portions of configuration state registers in-memory
US10635602B2 (en) * 2017-11-14 2020-04-28 International Business Machines Corporation Address translation prior to receiving a storage reference using the address to be translated
US10552070B2 (en) * 2017-11-14 2020-02-04 International Business Machines Corporation Separation of memory-based configuration state registers based on groups
US10698686B2 (en) * 2017-11-14 2020-06-30 International Business Machines Corporation Configurable architectural placement control
US10664181B2 (en) 2017-11-14 2020-05-26 International Business Machines Corporation Protecting in-memory configuration state registers
US10558366B2 (en) 2017-11-14 2020-02-11 International Business Machines Corporation Automatic pinning of units of memory
US10901738B2 (en) 2017-11-14 2021-01-26 International Business Machines Corporation Bulk store and load operations of configuration state registers
US10761751B2 (en) 2017-11-14 2020-09-01 International Business Machines Corporation Configuration state registers grouped based on functional affinity
US10496437B2 (en) 2017-11-14 2019-12-03 International Business Machines Corporation Context switch by changing memory pointers
US10642757B2 (en) 2017-11-14 2020-05-05 International Business Machines Corporation Single call to perform pin and unpin operations
US10761983B2 (en) * 2017-11-14 2020-09-01 International Business Machines Corporation Memory based configuration state registers
CN108737689A (zh) 2018-04-27 2018-11-02 浙江大华技术股份有限公司 一种视频的拼接显示方法及显示控制设备
CN111726563A (zh) * 2019-03-19 2020-09-29 中车株洲电力机车研究所有限公司 一种用于列车视频监控系统的视频存储装置
JP7188206B2 (ja) * 2019-03-20 2022-12-13 富士通株式会社 通信装置、通信システム、及び通信方法
CN112820343B (zh) * 2021-02-25 2024-08-06 记忆科技(深圳)有限公司 数据保护方法、装置、计算机设备及存储介质
US11895029B2 (en) * 2021-12-10 2024-02-06 Nokia Solutions And Networks Oy Network processor with external memory protection
CN115348218B (zh) * 2022-10-18 2022-12-27 井芯微电子技术(天津)有限公司 一种队列调度方法及装置

Family Cites Families (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4630254A (en) 1984-10-26 1986-12-16 Trw Inc. Controlled star network
JP2531275B2 (ja) 1989-09-29 1996-09-04 日本電気株式会社 Ａｔｍセル転送方式
US5136582A (en) * 1990-05-29 1992-08-04 Advanced Micro Devices, Inc. Memory management system and method for network controller
US5043981A (en) * 1990-05-29 1991-08-27 Advanced Micro Devices, Inc. Method of and system for transferring multiple priority queues into multiple logical FIFOs using a single physical FIFO
US5247626A (en) * 1990-05-29 1993-09-21 Advanced Micro Devices, Inc. Fddi controller having flexible buffer management
US5210749A (en) * 1990-05-29 1993-05-11 Advanced Micro Devices, Inc. Configuration of srams as logical fifos for transmit and receive of packet data
US5166930A (en) 1990-12-17 1992-11-24 At&T Bell Laboratories Data channel scheduling discipline arrangement and method
US5233606A (en) 1991-08-02 1993-08-03 At&T Bell Laboratories Arrangement for controlling shared-buffer-memory overflow in a multi-priority environment
US5379297A (en) * 1992-04-09 1995-01-03 Network Equipment Technologies, Inc. Concurrent multi-channel segmentation and reassembly processors for asynchronous transfer mode
JPH05153152A (ja) 1991-11-25 1993-06-18 Mitsubishi Electric Corp セル多重化装置
US5278828A (en) * 1992-06-04 1994-01-11 Bell Communications Research, Inc. Method and system for managing queued cells
US5313579A (en) 1992-06-04 1994-05-17 Bell Communications Research, Inc. B-ISDN sequencer chip device
US5274642A (en) * 1992-06-05 1993-12-28 Indra Widjaja Output buffered packet switch with a flexible buffer management scheme
FI91695C (fi) 1992-10-05 1994-07-25 Nokia Telecommunications Oy Menetelmä liikenteen priorisoimiseksi runkoverkon kautta yhteen liitettyjen lähiverkkojen välillä
DE69433229T2 (de) * 1993-02-15 2004-08-12 Mitsubishi Denki K.K. ATM-Schalter
US5515376A (en) 1993-07-19 1996-05-07 Alantec, Inc. Communication apparatus and methods
JP3178949B2 (ja) 1993-09-30 2001-06-25 富士通株式会社 Ａｔｍスイッチ方式
JP3354689B2 (ja) * 1994-02-28 2002-12-09 富士通株式会社 Ａｔｍ交換機、交換機及びそのスイッチングパス設定方法
US5455825A (en) * 1994-04-28 1995-10-03 Mitsubishi Electric Research Laboratories Tag-based scheduling system for digital communication switch
JP2856104B2 (ja) * 1995-04-18 1999-02-10 日本電気株式会社 Ａｔｍスイッチ
US5822540A (en) * 1995-07-19 1998-10-13 Fujitsu Network Communications, Inc. Method and apparatus for discarding frames in a communications device
US5862128A (en) * 1995-12-29 1999-01-19 Gte Laboratories Inc Merged buffer signal switch
IL117134A (en) 1996-02-14 2000-01-31 Galileo Technology Ltd First-in first-out (fifo) buffer
US5923656A (en) * 1996-10-22 1999-07-13 Board Of Trustees Of The University Of Illinois Scalable broad band input-queued ATM switch including weight driven cell scheduler
US5912889A (en) * 1996-11-21 1999-06-15 Xerox Corporation ATM switch with output port clustering for dynamically allocating bandwidth between ports
US6011779A (en) * 1996-12-30 2000-01-04 Hyundai Electronics America ATM switch queuing system

Also Published As

Publication number Publication date
EP0960536A2 (de) 1999-12-01
WO1998036587A3 (en) 1999-01-14
EP0960536B1 (de) 2003-08-20
WO1998036587A2 (en) 1998-08-20
US6487212B1 (en) 2002-11-26
DE69817328T2 (de) 2004-05-27

Similar Documents

Publication Publication Date Title
DE69817328D1 (de) Warteschlangenstruktur und -verfahren zur prioritätszuteilung von rahmen in einem netzwerkkoppelfeld
DE69637135D1 (de) Verfahren und Vorrichtung zur Bestimmung der Betriebsart einer einkommenden Station in einem Netzwerk
DE60117723D1 (de) Verfahren und system zur Setzung von Verkehrsprioritäten in einem Netz
ATE335366T1 (de) Verfahren zur ablauffolgeplanung von datenübertragungen in einem kommunikationsnetzwerk
DE19780351T1 (de) Verfahren zum Zuweisen von Kommunikationsressourcen in einem Kommunikationssystm
DE60008005D1 (de) Einrichtung und verfahren zur zeitabgleichung von datenrahmen einer vielzahl von kanälen in einem telekommunikationssystem
DE69833935D1 (de) Verfahren und system zur bestimmung und gebrauch von mehreren objektzuständen in einem computer-telefon integrierten system
DE69522401D1 (de) Verfahren und Vorrichtung zur Überlastregelung in einem Paketkommunikationsnetz
DE69730498D1 (de) Verfahren und gerät zur ausführung einer netzwerkanrufzentrale
ATE471606T1 (de) Teilnehmereinheit und verfahren zur verwendung in einem drahtlosen kommunikationssystem
DE69427404D1 (de) Zuordnungsverfahren und Vorrichtung zur Wiederverwendung von Netzressourcen in einem drahtlosen Kommunikationssystem
DE19882349T1 (de) System und Verfahren zur Verwaltung von TMSI-Parametern in einem Funktelekommunikations-Netzwerk
DE69530734D1 (de) System und Verfahren zur Workflow-Verwaltung
DE69801337D1 (de) Vorrichtung und verfahren zur automatischen einstellungenkonfiguration einer softwareanwendung in einem tragbaren intelligenten kommunikationsgerät
DE69826898D1 (de) Verfahren zur verkehrsbelastungssteuerung in einem telekommunikationsnetzwerk
DE69827053D1 (de) Verfahren und Anlage für die Zuweisung von Betriebsmitteln in einem numerischen Paketübertragungsnetzwerk
DE69836234D1 (de) Verfahren und Vorrichtung zur Kommunikation in einem Hausnetz
DE69522113D1 (de) Verfahren und system zur software-aktualisierung in einem fernmeldevermittlungssystem ohne unterbrechung der bestehenden übertragung
ATE397837T1 (de) System und verfahren zur bereitstellung von datendiensten unter verwendung von freien zellressourcen
DE69635159D1 (de) Einrichtung und verfahren in einem mobilen kommunikationssystem zur auswahl einer kommunikationseinrichtung
DE69836138D1 (de) Verfahren und einrichtung in einem fernmeldenetzwerk
DE69726008D1 (de) Einrichtung und verfahren in einem kommunikationsnetz
DE19881333T1 (de) System, Gerät und Verfahren zur Zeitplanung in einem Nachrichtenübertragungsnetzwerk
DE69910558D1 (de) Verfahren und vorrichtungen zur synchronisierung in einem kommunikationsnetz
ATE222442T1 (de) Verfahren und kommunikationsnetz zur bereitstellung von ansagen

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8327 Change in the person/name/address of the patent owner

Owner name: GLOBALFOUNDRIES INC. MAPLES CORPORATE SERVICES, KY