DE69734492D1 - System für plesioasynchronen paketbasierten kreuzschienenschalterchip mit hoher taktfrequenz und niedriger latenzzeit, sowie verfahren - Google Patents
System für plesioasynchronen paketbasierten kreuzschienenschalterchip mit hoher taktfrequenz und niedriger latenzzeit, sowie verfahrenInfo
- Publication number
- DE69734492D1 DE69734492D1 DE69734492T DE69734492T DE69734492D1 DE 69734492 D1 DE69734492 D1 DE 69734492D1 DE 69734492 T DE69734492 T DE 69734492T DE 69734492 T DE69734492 T DE 69734492T DE 69734492 D1 DE69734492 D1 DE 69734492D1
- Authority
- DE
- Germany
- Prior art keywords
- plesio
- laten
- low
- clock frequency
- time
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/25—Routing or path finding in a switch fabric
- H04L49/253—Routing or path finding in a switch fabric using establishment or release of connections between ports
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/10—Packet switching elements characterised by the switching fabric construction
- H04L49/101—Packet switching elements characterised by the switching fabric construction using crossbar or matrix
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/15—Interconnection of switching modules
- H04L49/1515—Non-blocking multistage, e.g. Clos
- H04L49/1546—Non-blocking multistage, e.g. Clos using pipelined operation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/25—Routing or path finding in a switch fabric
- H04L49/253—Routing or path finding in a switch fabric using establishment or release of connections between ports
- H04L49/254—Centralised controller, i.e. arbitration or scheduling
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/30—Peripheral units, e.g. input or output ports
- H04L49/3018—Input queuing
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/603,926 US5838684A (en) | 1996-02-22 | 1996-02-22 | Low latency, high clock frequency plesioasynchronous packet-based crossbar switching chip system and method |
US603926 | 1996-02-22 | ||
PCT/US1997/002938 WO1997031462A1 (en) | 1996-02-22 | 1997-02-19 | Low latency, high clock frequency plesioasynchronous packet-based crossbar switching chip system and method |
Publications (2)
Publication Number | Publication Date |
---|---|
DE69734492D1 true DE69734492D1 (de) | 2005-12-08 |
DE69734492T2 DE69734492T2 (de) | 2006-06-22 |
Family
ID=24417470
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE69734492T Expired - Lifetime DE69734492T2 (de) | 1996-02-22 | 1997-02-19 | System für plesioasynchronen paketbasierten kreuzschienenschalterchip mit hoher taktfrequenz und niedriger latenzzeit, sowie verfahren |
Country Status (5)
Country | Link |
---|---|
US (1) | US5838684A (de) |
EP (1) | EP0823168B1 (de) |
JP (1) | JP3816530B2 (de) |
DE (1) | DE69734492T2 (de) |
WO (1) | WO1997031462A1 (de) |
Families Citing this family (70)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH10254843A (ja) * | 1997-03-06 | 1998-09-25 | Hitachi Ltd | クロスバスイッチ、該クロスバスイッチを備えた並列計算機及びブロードキャスト通信方法 |
US6031835A (en) * | 1997-04-04 | 2000-02-29 | International Business Machines Corporation | Method for deadlock free and and reliable routing in a packet switched network |
US6137790A (en) * | 1997-10-01 | 2000-10-24 | Lucent Technologies Inc. | Control architecture for a homogeneous routing structure |
US6081503A (en) * | 1997-10-01 | 2000-06-27 | Lucent Technologies Inc. | Control architecture using an embedded signal status protocol |
KR100250437B1 (ko) * | 1997-12-26 | 2000-04-01 | 정선종 | 라운드로빈 중재 및 적응 경로 제어를 수행하는경로제어 장치 |
GB2334651A (en) * | 1998-02-18 | 1999-08-25 | Power X Limited | Scheduling means for data switching apparatus |
US6301228B1 (en) | 1998-05-29 | 2001-10-09 | Lucent Technologies, Inc. | Method and apparatus for switching signals using an embedded group signal status |
US6560202B1 (en) | 1998-07-27 | 2003-05-06 | Lucent Technologies Inc. | Control architecture using a multi-layer embedded signal status protocol |
US6331977B1 (en) * | 1998-08-28 | 2001-12-18 | Sharp Electronics Corporation | System on chip (SOC) four-way switch crossbar system and method |
US6748442B1 (en) * | 1998-12-21 | 2004-06-08 | Advanced Micro Devices, Inc. | Method and apparatus for using a control signal on a packet based communication link |
US7382736B2 (en) | 1999-01-12 | 2008-06-03 | Mcdata Corporation | Method for scoring queued frames for selective transmission through a switch |
US6510138B1 (en) * | 1999-02-25 | 2003-01-21 | Fairchild Semiconductor Corporation | Network switch with head of line input buffer queue clearing |
US6636483B1 (en) * | 1999-02-25 | 2003-10-21 | Fairchild Semiconductor Corporation | Network switch with zero latency flow control |
US6658015B1 (en) * | 1999-05-28 | 2003-12-02 | Advanced Micro Devices, Inc. | Multiport switch with plurality of logic engines for simultaneously processing different respective data frames |
DE10001874A1 (de) * | 2000-01-18 | 2001-07-19 | Infineon Technologies Ag | Multi-Master-Bus-System |
US6985988B1 (en) | 2000-11-09 | 2006-01-10 | International Business Machines Corporation | System-on-a-Chip structure having a multiple channel bus bridge |
US7236490B2 (en) | 2000-11-17 | 2007-06-26 | Foundry Networks, Inc. | Backplane interface adapter |
US7596139B2 (en) | 2000-11-17 | 2009-09-29 | Foundry Networks, Inc. | Backplane interface adapter with error control and redundant fabric |
US6735218B2 (en) * | 2000-11-17 | 2004-05-11 | Foundry Networks, Inc. | Method and system for encoding wide striped cells |
US7356030B2 (en) * | 2000-11-17 | 2008-04-08 | Foundry Networks, Inc. | Network switch cross point |
US7168032B2 (en) * | 2000-12-15 | 2007-01-23 | Intel Corporation | Data synchronization for a test access port |
US7002980B1 (en) | 2000-12-19 | 2006-02-21 | Chiaro Networks, Ltd. | System and method for router queue and congestion management |
JP2002223202A (ja) * | 2001-01-26 | 2002-08-09 | Fujitsu Ltd | データ伝送方法及びそれを用いた伝送装置 |
US7206283B2 (en) * | 2001-05-15 | 2007-04-17 | Foundry Networks, Inc. | High-performance network switch |
US6721312B2 (en) * | 2001-06-01 | 2004-04-13 | Pluris, Inc. | Method and apparatus for improving data transmission in router fabric cards through pseudo-synchronous data switching |
US6950394B1 (en) | 2001-09-07 | 2005-09-27 | Agilent Technologies, Inc. | Methods and systems to transfer information using an alternative routing associated with a communication network |
US7237016B1 (en) | 2001-09-07 | 2007-06-26 | Palau Acquisition Corporation (Delaware) | Method and system to manage resource requests utilizing link-list queues within an arbiter associated with an interconnect device |
US7054330B1 (en) | 2001-09-07 | 2006-05-30 | Chou Norman C | Mask-based round robin arbitration |
US6920106B1 (en) | 2001-09-07 | 2005-07-19 | Agilent Technologies, Inc. | Speculative loading of buffers within a port of a network device |
US6763418B1 (en) | 2001-09-07 | 2004-07-13 | Agilent Technologies, Inc. | Request bus arbitration |
US7209476B1 (en) | 2001-10-12 | 2007-04-24 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Method and apparatus for input/output port mirroring for networking system bring-up and debug |
US6922749B1 (en) | 2001-10-12 | 2005-07-26 | Agilent Technologies, Inc. | Apparatus and methodology for an input port of a switch that supports cut-through operation within the switch |
US6839794B1 (en) | 2001-10-12 | 2005-01-04 | Agilent Technologies, Inc. | Method and system to map a service level associated with a packet to one of a number of data streams at an interconnect device |
US6909710B1 (en) * | 2002-01-03 | 2005-06-21 | International Business Machines Corporation | Method of operating a buffered crossbar switch |
US7715377B2 (en) * | 2002-01-03 | 2010-05-11 | Integrated Device Technology, Inc. | Apparatus and method for matrix memory switching element |
US7016996B1 (en) | 2002-04-15 | 2006-03-21 | Schober Richard L | Method and apparatus to detect a timeout condition for a data item within a process |
US7239669B2 (en) * | 2002-04-30 | 2007-07-03 | Fulcrum Microsystems, Inc. | Asynchronous system-on-a-chip interconnect |
US7187687B1 (en) | 2002-05-06 | 2007-03-06 | Foundry Networks, Inc. | Pipeline method and system for switching packets |
US7649885B1 (en) | 2002-05-06 | 2010-01-19 | Foundry Networks, Inc. | Network routing system for enhanced efficiency and monitoring capability |
US20120155466A1 (en) | 2002-05-06 | 2012-06-21 | Ian Edward Davis | Method and apparatus for efficiently processing data packets in a computer network |
US7468975B1 (en) | 2002-05-06 | 2008-12-23 | Foundry Networks, Inc. | Flexible method for processing data packets in a network routing system for enhanced efficiency and monitoring capability |
US7266117B1 (en) | 2002-05-06 | 2007-09-04 | Foundry Networks, Inc. | System architecture for very fast ethernet blade |
US8111715B1 (en) * | 2002-05-09 | 2012-02-07 | Marvell International Ltd. | Method and apparatus for transferring a frame of data from a first network to a second network |
US6901072B1 (en) | 2003-05-15 | 2005-05-31 | Foundry Networks, Inc. | System and method for high speed packet transmission implementing dual transmit and receive pipelines |
US7817659B2 (en) | 2004-03-26 | 2010-10-19 | Foundry Networks, Llc | Method and apparatus for aggregating input data streams |
US8730961B1 (en) | 2004-04-26 | 2014-05-20 | Foundry Networks, Llc | System and method for optimizing router lookup |
US7657703B1 (en) | 2004-10-29 | 2010-02-02 | Foundry Networks, Inc. | Double density content addressable memory (CAM) lookup scheme |
US7724733B2 (en) * | 2005-03-31 | 2010-05-25 | International Business Machines Corporation | Interconnecting network for switching data packets and method for switching data packets |
JP2006333438A (ja) * | 2005-04-28 | 2006-12-07 | Fujitsu Ten Ltd | ゲートウェイ装置及びルーティング方法 |
US8448162B2 (en) | 2005-12-28 | 2013-05-21 | Foundry Networks, Llc | Hitless software upgrades |
EP1859372B1 (de) * | 2006-02-23 | 2019-03-27 | Mentor Graphics Corporation | Crossbar-vermittlung in einer emulationsumgebung |
DE102006025133A1 (de) * | 2006-05-30 | 2007-12-06 | Infineon Technologies Ag | Speicher- und Speicherkommunikationssystem |
US7903654B2 (en) | 2006-08-22 | 2011-03-08 | Foundry Networks, Llc | System and method for ECMP load sharing |
US8238255B2 (en) | 2006-11-22 | 2012-08-07 | Foundry Networks, Llc | Recovering from failures without impact on data traffic in a shared bus architecture |
US20090279441A1 (en) | 2007-01-11 | 2009-11-12 | Foundry Networks, Inc. | Techniques for transmitting failure detection protocol packets |
US8037399B2 (en) | 2007-07-18 | 2011-10-11 | Foundry Networks, Llc | Techniques for segmented CRC design in high speed networks |
US8271859B2 (en) | 2007-07-18 | 2012-09-18 | Foundry Networks Llc | Segmented CRC design in high speed networks |
US8149839B1 (en) | 2007-09-26 | 2012-04-03 | Foundry Networks, Llc | Selection of trunk ports and paths using rotation |
US8190881B2 (en) | 2007-10-15 | 2012-05-29 | Foundry Networks Llc | Scalable distributed web-based authentication |
US20090182798A1 (en) * | 2008-01-11 | 2009-07-16 | Mediatek Inc. | Method and apparatus to improve the effectiveness of system logging |
US8638665B2 (en) | 2008-04-30 | 2014-01-28 | Nec Corporation | Router, information processing device having said router, and packet routing method |
US8090901B2 (en) | 2009-05-14 | 2012-01-03 | Brocade Communications Systems, Inc. | TCAM management approach that minimize movements |
US8599850B2 (en) | 2009-09-21 | 2013-12-03 | Brocade Communications Systems, Inc. | Provisioning single or multistage networks using ethernet service instances (ESIs) |
US8391717B2 (en) * | 2010-05-24 | 2013-03-05 | Hewlett-Packard Development Company, L. P. | Flow-control methods and systems for multibus systems |
US8582437B2 (en) | 2011-06-21 | 2013-11-12 | Broadcom Corporation | System and method for increasing input/output speeds in a network switch |
EP3214822B1 (de) | 2014-11-28 | 2020-05-27 | Huawei Technologies Co., Ltd. | Netzwerk-auf-chip, kommunikationssteuerungsverfahren und steuergerät |
SG10201600224SA (en) * | 2016-01-12 | 2017-08-30 | Huawei Int Pte Ltd | Dedicated ssr pipeline stage of router for express traversal (extra) noc |
US11223495B2 (en) * | 2017-03-06 | 2022-01-11 | Mitsubishi Electric Corporation | Transfer device, transfer method, and transfer system |
WO2019060386A2 (en) * | 2017-09-19 | 2019-03-28 | Bae Systems Controls Inc. | SYSTEM AND METHOD FOR MANAGING MULTI-HEART ACCESS TO SHARED PORTS |
CN114747193B (zh) * | 2019-12-26 | 2023-02-03 | 华为技术有限公司 | 交换芯片 |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB8915135D0 (en) * | 1989-06-30 | 1989-08-23 | Inmos Ltd | Message routing |
CA2015514C (en) * | 1989-08-22 | 1996-08-06 | Mitsuru Tsuboi | Packet switching system having bus matrix switch |
US5475680A (en) * | 1989-09-15 | 1995-12-12 | Gpt Limited | Asynchronous time division multiplex switching system |
US5495482A (en) * | 1989-09-29 | 1996-02-27 | Motorola Inc. | Packet transmission system and method utilizing both a data bus and dedicated control lines |
US5166926A (en) * | 1990-12-18 | 1992-11-24 | Bell Communications Research, Inc. | Packet address look-ahead technique for use in implementing a high speed packet switch |
US5384773A (en) * | 1991-03-29 | 1995-01-24 | International Business Machines Corp. | Multi-media analog/digital/optical switching apparatus |
US5241536A (en) * | 1991-10-03 | 1993-08-31 | Northern Telecom Limited | Broadband input buffered atm switch |
US5255265A (en) * | 1992-05-05 | 1993-10-19 | At&T Bell Laboratories | Controller for input-queued packet switch |
US5267235A (en) * | 1992-05-21 | 1993-11-30 | Digital Equipment Corporation | Method and apparatus for resource arbitration |
JP3384838B2 (ja) * | 1992-06-29 | 2003-03-10 | シャープ株式会社 | インターフェース装置 |
US5406554A (en) * | 1993-10-05 | 1995-04-11 | Music Semiconductors, Corp. | Synchronous FIFO having an alterable buffer store |
US5517495A (en) * | 1994-12-06 | 1996-05-14 | At&T Corp. | Fair prioritized scheduling in an input-buffered switch |
-
1996
- 1996-02-22 US US08/603,926 patent/US5838684A/en not_active Expired - Lifetime
-
1997
- 1997-02-19 JP JP53040397A patent/JP3816530B2/ja not_active Expired - Fee Related
- 1997-02-19 WO PCT/US1997/002938 patent/WO1997031462A1/en active IP Right Grant
- 1997-02-19 DE DE69734492T patent/DE69734492T2/de not_active Expired - Lifetime
- 1997-02-19 EP EP97907851A patent/EP0823168B1/de not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
EP0823168B1 (de) | 2005-11-02 |
EP0823168A1 (de) | 1998-02-11 |
JPH11504496A (ja) | 1999-04-20 |
US5838684A (en) | 1998-11-17 |
DE69734492T2 (de) | 2006-06-22 |
JP3816530B2 (ja) | 2006-08-30 |
WO1997031462A1 (en) | 1997-08-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69734492D1 (de) | System für plesioasynchronen paketbasierten kreuzschienenschalterchip mit hoher taktfrequenz und niedriger latenzzeit, sowie verfahren | |
DE69107463T2 (de) | Integrierte Schaltung, System und Verfahren zur Fehlererzeugung. | |
DE69827129D1 (de) | Verfahren und geräte für funkkommunikationssystem | |
DE69833467D1 (de) | Zeitgeberschaltung, Vorrichtung und System für integrierten Halbleiterschaltkreis unter deren Anwendung und Signalübertragungssystem | |
GB2336471B (en) | Laser based method and system for integrated circuit repair or reconfiguration | |
DE69530663D1 (de) | Taktsteuerungs-Schaltungen, Systeme und Verfahren | |
DE1010308T1 (de) | Lokales kommunikationssystem, verfahren zum betrieb und stationen zur verwendung in diesem system | |
DE69710248T2 (de) | Bondverfahren für integrierte Schaltung | |
DE69500971D1 (de) | Zielsetzungsverfahren für multiebene hierarchische Schaltungsentwürfe | |
EP0684557A3 (de) | Verfahren und Einrichtung für selektive Regressionsprüfung. | |
KR970707179A (ko) | 지지된 촉매 시스템의 제조방법 및 이로부터 제조된 촉매 시스템(method for making supported catalyst systems, and catalyst systems therefrom) | |
DE69837465D1 (de) | Modul für ic-karte, ic-karte und verfahren zu seiner herstellung | |
DE69531066D1 (de) | System und verfahren für zellulare kommunikation | |
DE19581443T1 (de) | Kommunikationsbetriebssystem und Verfahren hierfür | |
NO20011084L (no) | Presisjonstidsstyrende generatorsystem og fremgangsmåte. | |
EP0702323A3 (de) | Auswahlsystem und -verfahren für eine Gruppe von HF-Etiketten | |
DE69829755D1 (de) | Verfahren zur bcch trägerfrequenzänderung ohne störung des bestehenden anrufverkehrs, sowie entsprechende basisstation | |
DE69635811D1 (de) | System und verfahren für kommunikationsverwaltung mit redundanz | |
DE69729943D1 (de) | Schaltung und verfahren für zeitmultiplex-vielfachzugriffsystem | |
DE59904244D1 (de) | Verfahren zur abschaltung von personenförderanlagen sowie sicherheitskreis für personenförderanlagen | |
DE69811795D1 (de) | Integrierte Schaltung zur Taktsignalversorgung und Verfahren zu ihrer Herstellung | |
DE19782183T1 (de) | Verbindungseinheit für eine Hochfrequenzschaltung sowie entsprechendes Verfahren | |
DE69905948T2 (de) | Kommunikationssystem mit reduzierter leistungsvariation und verfahren dafür | |
DE69834465D1 (de) | System und verfahren für drahtschneidefunkenerosionsbearbeitung | |
DE69716177D1 (de) | Verfahren zur herstellung von granuliertem harnstoff |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8328 | Change in the person/name/address of the agent |
Representative=s name: SEEGER SEEGER LINDNER PARTNERSCHAFT PATENTANWAELTE |