DE69633577D1 - Schwebegatterspeicheranordnung mit seitenpuffer mit niedrigem strom - Google Patents

Schwebegatterspeicheranordnung mit seitenpuffer mit niedrigem strom

Info

Publication number
DE69633577D1
DE69633577D1 DE69633577T DE69633577T DE69633577D1 DE 69633577 D1 DE69633577 D1 DE 69633577D1 DE 69633577 T DE69633577 T DE 69633577T DE 69633577 T DE69633577 T DE 69633577T DE 69633577 D1 DE69633577 D1 DE 69633577D1
Authority
DE
Germany
Prior art keywords
floating gate
low current
current side
gate memory
side buffer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69633577T
Other languages
English (en)
Other versions
DE69633577T2 (de
Inventor
Chun-Hsiung Hung
Ray-Lin Wan
Yu-Sui Lee
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Macronix International Co Ltd
Original Assignee
Macronix International Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Macronix International Co Ltd filed Critical Macronix International Co Ltd
Publication of DE69633577D1 publication Critical patent/DE69633577D1/de
Application granted granted Critical
Publication of DE69633577T2 publication Critical patent/DE69633577T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/34—Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
    • G11C16/3436—Arrangements for verifying correct programming or erasure
    • G11C16/344—Arrangements for verifying correct erasure or for detecting overerased cells
    • G11C16/3445—Circuits or methods to verify correct erasure of nonvolatile memory cells
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
    • G11C11/5621—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency using charge storage in a floating gate
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
    • G11C11/5621—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency using charge storage in a floating gate
    • G11C11/5628—Programming or writing circuits; Data input circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
    • G11C11/5621—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency using charge storage in a floating gate
    • G11C11/5628—Programming or writing circuits; Data input circuits
    • G11C11/5635—Erasing circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
    • G11C11/5621—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency using charge storage in a floating gate
    • G11C11/5642—Sensing or reading circuits; Data output circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/10—Programming or data input circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/34—Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
    • G11C16/3436—Arrangements for verifying correct programming or erasure
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/34—Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
    • G11C16/3436—Arrangements for verifying correct programming or erasure
    • G11C16/3454—Arrangements for verifying correct programming or for detecting overprogrammed cells
    • G11C16/3459—Circuits or methods to verify correct programming of nonvolatile memory cells
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2211/00—Indexing scheme relating to digital stores characterized by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C2211/56—Indexing scheme relating to G11C11/56 and sub-groups for features not covered by these groups
    • G11C2211/562—Multilevel memory programming aspects
    • G11C2211/5621—Multilevel programming verification
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2211/00—Indexing scheme relating to digital stores characterized by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C2211/56—Indexing scheme relating to G11C11/56 and sub-groups for features not covered by these groups
    • G11C2211/562—Multilevel memory programming aspects
    • G11C2211/5622—Concurrent multilevel programming of more than one cell
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2211/00—Indexing scheme relating to digital stores characterized by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C2211/56—Indexing scheme relating to G11C11/56 and sub-groups for features not covered by these groups
    • G11C2211/564—Miscellaneous aspects
    • G11C2211/5642—Multilevel memory with buffers, latches, registers at input or output
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2211/00—Indexing scheme relating to digital stores characterized by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C2211/56—Indexing scheme relating to G11C11/56 and sub-groups for features not covered by these groups
    • G11C2211/564—Miscellaneous aspects
    • G11C2211/5647—Multilevel memory with bit inversion arrangement
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2216/00—Indexing scheme relating to G11C16/00 and subgroups, for features not directly covered by these groups
    • G11C2216/12—Reading and writing aspects of erasable programmable read-only memories
    • G11C2216/14—Circuits or methods to write a page or sector of information simultaneously into a nonvolatile memory, typically a complete row or word line in flash memory

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Read Only Memory (AREA)
DE69633577T 1996-06-14 1996-06-14 Schwebegatterspeicheranordnung mit seitenpuffer mit niedrigem strom Expired - Lifetime DE69633577T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/US1996/010393 WO1997048101A1 (en) 1996-06-14 1996-06-14 Floating gate memory device with low current page buffer

Publications (2)

Publication Number Publication Date
DE69633577D1 true DE69633577D1 (de) 2004-11-11
DE69633577T2 DE69633577T2 (de) 2005-10-13

Family

ID=22255336

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69633577T Expired - Lifetime DE69633577T2 (de) 1996-06-14 1996-06-14 Schwebegatterspeicheranordnung mit seitenpuffer mit niedrigem strom

Country Status (4)

Country Link
EP (1) EP0904589B1 (de)
JP (1) JP2000512057A (de)
DE (1) DE69633577T2 (de)
WO (1) WO1997048101A1 (de)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE69923548D1 (de) * 1999-06-22 2005-03-10 St Microelectronics Srl Flashkompatibler EEPROM Speicher
FR2803080A1 (fr) * 1999-12-22 2001-06-29 St Microelectronics Sa Memoire flash programmable page par page

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0713879B2 (ja) * 1985-06-21 1995-02-15 三菱電機株式会社 半導体記憶装置
US5363330A (en) * 1991-01-28 1994-11-08 Mitsubishi Denki Kabushiki Kaisha Non-volatile semiconductor memory device incorporating data latch and address counter for page mode programming
US5357462A (en) * 1991-09-24 1994-10-18 Kabushiki Kaisha Toshiba Electrically erasable and programmable non-volatile semiconductor memory with automatic write-verify controller
KR950000273B1 (ko) * 1992-02-21 1995-01-12 삼성전자 주식회사 불휘발성 반도체 메모리장치 및 그 최적화 기입방법
US5323351A (en) * 1992-06-10 1994-06-21 Nexcom Technology, Inc. Method and apparatus for programming electrical erasable programmable read-only memory arrays
US5357463A (en) * 1992-11-17 1994-10-18 Micron Semiconductor, Inc. Method for reverse programming of a flash EEPROM

Also Published As

Publication number Publication date
WO1997048101A1 (en) 1997-12-18
EP0904589A1 (de) 1999-03-31
EP0904589B1 (de) 2004-10-06
DE69633577T2 (de) 2005-10-13
EP0904589A4 (de) 2000-07-12
JP2000512057A (ja) 2000-09-12

Similar Documents

Publication Publication Date Title
DE69517370D1 (de) Hochleistungs-Sperrschichttransistor mit niedriger Schwellenspannung
DE69632123D1 (de) Ferrimagnetischer Magnetowiderstandsensor mit Tunneleffekt
DE69526210D1 (de) Flash-speicher mit adaptiver abtastung
DE69511726D1 (de) Halbleiteranordnung mit isoliertem gate
DE59711755D1 (de) IGBT mit Trench-Gate-Struktur
DE69702195D1 (de) Schieberegister-flashseitenpuffer mit mehreren bits pro zelle
DE69932139D1 (de) Inhaltsadressierbarer Speicher mit schwebendem Gatter
DE69718609D1 (de) Blockarchitektur mit Zeilenredundanz
DE69913574D1 (de) Ferromagnetische Tunneleffektanordnung
DE69726400D1 (de) Festkörper-datenprozessor mit vielseitiger mehrquellen-unterbrechungsorganisation
DE69618928D1 (de) Halbleiterspeichergerät mit Zeilenredundanz
DE29804117U1 (de) Rampenpuffer mit verschiebbarem Teil
DE69633577D1 (de) Schwebegatterspeicheranordnung mit seitenpuffer mit niedrigem strom
DE69708967D1 (de) Carbodiimide mit Doppelbindungen
DE69629456D1 (de) Feldeffekttransistor mit verminderter Verzögerungsänderung
DE69611550T2 (de) Mehrpegelspeicherschaltung mit regulierter lesespannung
DE69723226D1 (de) Speicheranordnung mit vermindertem Leistungsverlust
DE69626631T2 (de) Seitenmodusspeicher mit Mehrpegelspeicherzellen
DE69630320D1 (de) Seitenmodus-schwebegatterspeicheranordnung mit mehrbitzellen
DE29820047U1 (de) Pufferspeicher
DE69723804D1 (de) Prozessor mit befehlscachespeicher
KR970001935U (ko) 자동수문
DE69812441T2 (de) Ausdehnungsrheometer mit doppelter aufwicklung
KR970060013U (ko) 저전류 플로팅 방지 버퍼회로
ATA101396A (de) Tor

Legal Events

Date Code Title Description
8364 No opposition during term of opposition