DE69604667D1 - Rechnersystem mit anzeigesteuerung inklusive bildspeicherzugriffsarbitrierung nach einem mehrreihigen prioritätsschema - Google Patents

Rechnersystem mit anzeigesteuerung inklusive bildspeicherzugriffsarbitrierung nach einem mehrreihigen prioritätsschema

Info

Publication number
DE69604667D1
DE69604667D1 DE69604667T DE69604667T DE69604667D1 DE 69604667 D1 DE69604667 D1 DE 69604667D1 DE 69604667 T DE69604667 T DE 69604667T DE 69604667 T DE69604667 T DE 69604667T DE 69604667 D1 DE69604667 D1 DE 69604667D1
Authority
DE
Germany
Prior art keywords
computer system
display control
image storage
including image
storage access
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69604667T
Other languages
English (en)
Other versions
DE69604667T2 (de
Inventor
Lawrence Chee
David Tucker
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seiko Epson Corp
Original Assignee
Seiko Epson Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seiko Epson Corp filed Critical Seiko Epson Corp
Application granted granted Critical
Publication of DE69604667D1 publication Critical patent/DE69604667D1/de
Publication of DE69604667T2 publication Critical patent/DE69604667T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
    • G09G5/363—Graphics controllers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/14—Digital output to display device ; Cooperation and interconnection of the display device with other functional units
    • G06F3/1423—Digital output to display device ; Cooperation and interconnection of the display device with other functional units controlling a plurality of local displays, e.g. CRT and flat panel display
    • G06F3/1431—Digital output to display device ; Cooperation and interconnection of the display device with other functional units controlling a plurality of local displays, e.g. CRT and flat panel display using a single graphics controller
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/001—Arbitration of resources in a display system, e.g. control of access to frame buffer by video controller and/or main processor

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computer Graphics (AREA)
  • Multimedia (AREA)
  • Human Computer Interaction (AREA)
  • General Engineering & Computer Science (AREA)
  • Controls And Circuits For Display Device (AREA)
DE69604667T 1995-06-07 1996-05-31 Rechnersystem mit anzeigesteuerung inklusive bildspeicherzugriffsarbitrierung nach einem mehrreihigen prioritätsschema Expired - Fee Related DE69604667T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/487,117 US5767866A (en) 1995-06-07 1995-06-07 Computer system with efficient DRAM access
PCT/US1996/008145 WO1996041325A1 (en) 1995-06-07 1996-05-31 Computer system with display controller including arbitration of display memory access according to a multi-tiered priority scheme

Publications (2)

Publication Number Publication Date
DE69604667D1 true DE69604667D1 (de) 1999-11-18
DE69604667T2 DE69604667T2 (de) 2000-03-09

Family

ID=23934492

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69604667T Expired - Fee Related DE69604667T2 (de) 1995-06-07 1996-05-31 Rechnersystem mit anzeigesteuerung inklusive bildspeicherzugriffsarbitrierung nach einem mehrreihigen prioritätsschema

Country Status (6)

Country Link
US (1) US5767866A (de)
EP (1) EP0834168B1 (de)
JP (1) JP3557619B2 (de)
KR (1) KR19990022755A (de)
DE (1) DE69604667T2 (de)
WO (1) WO1996041325A1 (de)

Families Citing this family (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5877741A (en) * 1995-06-07 1999-03-02 Seiko Epson Corporation System and method for implementing an overlay pathway
US5983315A (en) * 1997-04-25 1999-11-09 Rockwell Science Center, Inc. System and method for establishing priorities in transferring data in burst counts from a memory to a plurality of FIFO stages, each having a low, intermediate, and high region
US5953020A (en) * 1997-06-30 1999-09-14 Ati Technologies, Inc. Display FIFO memory management system
US5903283A (en) * 1997-08-27 1999-05-11 Chips & Technologies, Inc. Video memory controller with dynamic bus arbitration
WO1999028893A1 (en) * 1997-12-01 1999-06-10 Mediaq, Inc. High performance, highly integrated computer architecture with extendible embedded memory
JPH11345165A (ja) * 1997-12-05 1999-12-14 Texas Instr Inc <Ti> アクセス待ち時間を減少するため優先度とバースト制御を使用するトラフィック・コントローラ
US6091431A (en) * 1997-12-18 2000-07-18 Intel Corporation Method and apparatus for improving processor to graphics device local memory performance
FR2776814B1 (fr) * 1998-03-26 2001-10-19 Alsthom Cge Alkatel Procede de controle d'un afficheur a cristaux liquides
US6374244B1 (en) * 1998-04-01 2002-04-16 Matsushita Electric Industrial Co., Ltd. Data transfer device
JP2001184300A (ja) * 1999-12-27 2001-07-06 Hitachi Ltd データ処理プロセッサ
US6914605B2 (en) * 2000-03-21 2005-07-05 Matsushita Electric Industrial Co., Ltd. Graphic processor and graphic processing system
US6654021B2 (en) * 2001-05-18 2003-11-25 Sun Microsystems, Inc. Multi-channel, demand-driven display controller
US6670959B2 (en) * 2001-05-18 2003-12-30 Sun Microsystems, Inc. Method and apparatus for reducing inefficiencies in shared memory devices
US7081896B1 (en) * 2002-08-27 2006-07-25 Nvidia Corporation Memory request timing randomizer
US7506133B2 (en) * 2003-08-20 2009-03-17 Seiko Epson Corporation Method and apparatus for high speed addressing of a memory space from a relatively small address space
JP4624715B2 (ja) * 2004-05-13 2011-02-02 ルネサスエレクトロニクス株式会社 システムｌｓｉ
JP4060294B2 (ja) * 2004-07-09 2008-03-12 株式会社ソニー・コンピュータエンタテインメント 画像処理装置、画像処理システム、画像処理方法、コンピュータプログラム、半導体デバイス
JP5360061B2 (ja) * 2008-08-07 2013-12-04 日本電気株式会社 マルチプロセッサシステム及びその制御方法
US8456478B2 (en) 2008-10-30 2013-06-04 Microchip Technology Incorporated Microcontroller with integrated graphical processing unit
WO2015067295A1 (en) 2013-11-05 2015-05-14 Huawei Technologies Co., Ltd. Method and arrangement for controlling requests to a shared electronic resource
US10937484B2 (en) * 2015-12-30 2021-03-02 International Business Machines Corporation Dynamic bandwidth throttling of DRAM accesses for memory tracing

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4009470A (en) * 1975-02-18 1977-02-22 Sperry Rand Corporation Pre-emptive, rotational priority system
US4453214A (en) * 1981-09-08 1984-06-05 Sperry Corporation Bus arbitrating circuit
JPS6242228A (ja) * 1985-08-19 1987-02-24 Nec Corp 表示情報処理システム
DE3543894A1 (de) * 1985-12-12 1987-06-19 Wabco Westinghouse Fahrzeug Betaetigungseinrichtung fuer eine differentialsperre
FR2602892B1 (fr) * 1986-07-28 1988-11-10 Bull Sa Carte graphique et interface clavier souris
US4953101A (en) * 1987-11-24 1990-08-28 Digital Equipment Corporation Software configurable memory architecture for data processing system having graphics capability
FR2625340B1 (fr) * 1987-12-23 1990-05-04 Labo Electronique Physique Systeme graphique avec controleur graphique et controleur de dram
US4942553A (en) * 1988-05-12 1990-07-17 Zilog, Inc. System for providing notification of impending FIFO overruns and underruns
US5072420A (en) * 1989-03-16 1991-12-10 Western Digital Corporation FIFO control architecture and method for buffer memory access arbitration
US5345577A (en) * 1989-10-13 1994-09-06 Chips & Technologies, Inc. Dram refresh controller with improved bus arbitration scheme
JPH03254497A (ja) * 1990-03-05 1991-11-13 Mitsubishi Electric Corp マイクロコンピュータ
CA2065979C (en) * 1991-06-10 1999-01-19 Stephen Patrick Thompson Mode dependent minimum fifo fill level controls processor access to video memory
JPH0635867A (ja) * 1992-07-13 1994-02-10 Mita Ind Co Ltd 画像データ処理回路およびその処理回路のための記憶手段のアクセス方法
US5450542A (en) * 1993-11-30 1995-09-12 Vlsi Technology, Inc. Bus interface with graphics and system paths for an integrated memory system

Also Published As

Publication number Publication date
US5767866A (en) 1998-06-16
KR19990022755A (ko) 1999-03-25
EP0834168B1 (de) 1999-10-13
WO1996041325A1 (en) 1996-12-19
DE69604667T2 (de) 2000-03-09
EP0834168A1 (de) 1998-04-08
JP3557619B2 (ja) 2004-08-25
JPH11511263A (ja) 1999-09-28

Similar Documents

Publication Publication Date Title
DE69604667T2 (de) Rechnersystem mit anzeigesteuerung inklusive bildspeicherzugriffsarbitrierung nach einem mehrreihigen prioritätsschema
DE69226386D1 (de) Zugriffsteuerung in einem verteilten Rechnersystem
FI953204A (fi) Datamuistin jakaminen moniprosessorijärjestelmissä
DE69606769D1 (de) Rechnersystem mit einem videoanzeigesteuergerät mit leistungssparbetriebsarten
NO940730D0 (no) Administreringsystem for virtuell bildefremvisning
EP0524719A3 (en) Computer system with alterable bootstrapping software
DE69225389D1 (de) Programmattributsteuerung in einem Rechnersystem
DE69328841D1 (de) Mehrfachprozessorrechnersystem
DE69029119T2 (de) Interaktives grafisches Rechnersystem um deutliche Zeichnungen zu machen
EP0505029A3 (en) Multi-processor computer system
ZA913322B (en) Access control in a distributed computer system
DE69612928T2 (de) Rechnersystem mit genetischen Optimierungstechniken
EP0456386A3 (en) Access control in a distributed computer system
BR8800331A (pt) Sistema de exibicao de graficos com acesso a uma matriz de memoria
DE69635865D1 (de) Adressentransformation in einem cluster-computersystem
AU3938993A (en) Management system for memory resident computer programs
DE69129975T2 (de) Rechnergraphiksystem
DE69615758T2 (de) Rechnersystem mit Speicherzustandsrückgewinnung
DE69429777D1 (de) System zur dezentralen massenspeichersteuerung eines rechners mit virtuellem speicher
DE69433130D1 (de) Rechnersystem mit verändertem lokalen Datenbus
DE69421654T2 (de) Interaktives Bildanzeigesystem mit Cursorsteuerung
DE3780515T2 (de) Videoanzeigesystem mit einem graphischer cursor.
DE69315250D1 (de) Neuronaler Prozessor mit Datennormalisierungsanlage
DE3855232D1 (de) Speichersteuersystem in einem Rechnersystem
DE69616245D1 (de) Datenprozessor mit Bussteuerung

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee