DE69532431D1 - Einzeltakt-Abtastverriegelungszelle - Google Patents

Einzeltakt-Abtastverriegelungszelle

Info

Publication number
DE69532431D1
DE69532431D1 DE69532431T DE69532431T DE69532431D1 DE 69532431 D1 DE69532431 D1 DE 69532431D1 DE 69532431 T DE69532431 T DE 69532431T DE 69532431 T DE69532431 T DE 69532431T DE 69532431 D1 DE69532431 D1 DE 69532431D1
Authority
DE
Germany
Prior art keywords
abtastverriegelungszelle
stroke
stroke abtastverriegelungszelle
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69532431T
Other languages
German (de)
English (en)
Inventor
Robert Warren
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
STMicroelectronics Ltd Great Britain
STMicroelectronics lnc USA
Original Assignee
STMicroelectronics Ltd Great Britain
SGS Thomson Microelectronics Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by STMicroelectronics Ltd Great Britain, SGS Thomson Microelectronics Inc filed Critical STMicroelectronics Ltd Great Britain
Application granted granted Critical
Publication of DE69532431D1 publication Critical patent/DE69532431D1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2205—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
    • G06F11/2236—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test CPU or processors
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318541—Scan latches or cell details
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318552—Clock circuits details
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037—Bistable circuits
    • H03K3/0375—Bistable circuits provided with means for increasing reliability; for protection; for ensuring a predetermined initial state when the supply voltage has been applied; for storing the actual state when the supply voltage fails

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Tests Of Electronic Circuits (AREA)
DE69532431T 1994-09-01 1995-08-22 Einzeltakt-Abtastverriegelungszelle Expired - Lifetime DE69532431D1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
GB9417592A GB9417592D0 (en) 1994-09-01 1994-09-01 Single clock scan latch

Publications (1)

Publication Number Publication Date
DE69532431D1 true DE69532431D1 (de) 2004-02-19

Family

ID=10760672

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69532431T Expired - Lifetime DE69532431D1 (de) 1994-09-01 1995-08-22 Einzeltakt-Abtastverriegelungszelle

Country Status (5)

Country Link
US (1) US5596584A (https=)
EP (1) EP0702242B1 (https=)
JP (1) JP3208049B2 (https=)
DE (1) DE69532431D1 (https=)
GB (1) GB9417592D0 (https=)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB9417602D0 (en) * 1994-09-01 1994-10-19 Inmos Ltd A controller for implementing scan testing
US6694465B1 (en) * 1994-12-16 2004-02-17 Texas Instruments Incorporated Low overhead input and output boundary scan cells
US5774477A (en) * 1995-12-22 1998-06-30 Lucent Technologies Inc. Method and apparatus for pseudorandom boundary-scan testing
US5636228A (en) * 1996-01-16 1997-06-03 Motorola, Inc. Scan register with decoupled scan routing
US6205560B1 (en) * 1996-02-27 2001-03-20 Via-Cyrix, Inc. Debug system allowing programmable selection of alternate debug mechanisms such as debug handler, SMI, or JTAG
US5938782A (en) * 1996-09-24 1999-08-17 Vlsi Technology, Inc. Scan flip-flop and methods for controlling the entry of data therein
US6594789B2 (en) * 1997-09-16 2003-07-15 Texas Instruments Incorporated Input data capture boundary cell connected to target circuit output
US5793687A (en) * 1996-12-03 1998-08-11 Mitsubishi Semiconductor America, Inc. Micro ROM testing system using micro ROM timing circuitry for testing operations
GB9810512D0 (en) 1998-05-15 1998-07-15 Sgs Thomson Microelectronics Detecting communication errors across a chip boundary
US6389566B1 (en) 1998-06-02 2002-05-14 S3 Incorporated Edge-triggered scan flip-flop and one-pass scan synthesis methodology
US6678847B1 (en) * 1999-04-30 2004-01-13 International Business Machines Corporation Real time function view system and method
US6725387B1 (en) * 2000-04-28 2004-04-20 Hewlett-Packard Development Company, L.P. Method and apparatus for causing computer system interconnection to be in the same state each time test code is executed
EP1326082A1 (de) * 2001-12-27 2003-07-09 Infineon Technologies AG Integrierte Schaltung mit konfigurierbarem Abtastpfad
US20030188243A1 (en) * 2002-03-29 2003-10-02 Rajan Krishna B. Method and apparatus for delay fault testing
JP4319142B2 (ja) * 2002-08-30 2009-08-26 エヌエックスピー ビー ヴィ 識別コード組込み型集積回路
JP4274457B2 (ja) * 2003-06-27 2009-06-10 インターナショナル・ビジネス・マシーンズ・コーポレーション トランスペアレントラッチ回路
EP1992955B1 (en) 2003-12-17 2012-07-25 STMicroelectronics (Research & Development) Limited TAP multiplexer
US7945829B2 (en) * 2005-01-19 2011-05-17 National University Corporation Chiba University Semiconductor integrated circuit
US7146551B2 (en) * 2005-01-20 2006-12-05 Hewlett-Packard Development Company, L.P. Method and system of modifying data in functional latches of a logic unit during scan chain testing thereof

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4742293A (en) * 1987-04-06 1988-05-03 Hughes Aircraft Company Pseudo-memory circuit for testing for stuck open faults
GB2220272B (en) * 1988-06-29 1992-09-30 Texas Instruments Ltd Improvements in or relating to integrated circuits
JPH0274881A (ja) * 1988-09-09 1990-03-14 Fujitsu Ltd 半導体集積回路
US5015875A (en) * 1989-12-01 1991-05-14 Motorola, Inc. Toggle-free scan flip-flop
US5130568A (en) * 1990-11-05 1992-07-14 Vertex Semiconductor Corporation Scannable latch system and method
US5528610A (en) * 1992-04-30 1996-06-18 Hughes Aircraft Company Boundary test cell with self masking capability

Also Published As

Publication number Publication date
GB9417592D0 (en) 1994-10-19
EP0702242B1 (en) 2004-01-14
EP0702242A3 (https=) 1996-04-03
EP0702242A2 (en) 1996-03-20
US5596584A (en) 1997-01-21
JPH08211130A (ja) 1996-08-20
JP3208049B2 (ja) 2001-09-10

Similar Documents

Publication Publication Date Title
DE69532542D1 (de) Einpressmutter
DE59508357D1 (de) Stereomikroscop
DE69432669D1 (de) Valvulotome
DE69532431D1 (de) Einzeltakt-Abtastverriegelungszelle
DE59501347D1 (de) Hydroxyphenylharnstoffe
EP0698666A3 (en) Modified epimorphin
DE69533465D1 (de) Oscillatorschaltung
DE69429811D1 (de) Schnellkochleguminosen
DE69524980D1 (de) Bildsynthetisierungsgerät
BR9506519A (pt) Azatrioxaspiroalquenos
FI1480U1 (fi) Luftmunstycksprofil
FI942945A0 (fi) Bordsskiva
SE9402608D0 (sv) Crosswater-ski
SE9403034D0 (sv) SIBAB-säkring
FI1652U1 (fi) Beredare-blandare
FI1776U1 (fi) Slaepvagn
FI1686U1 (fi) Tallrik
FIU940618U0 (fi) Utfodringsautomat
FI945162A0 (fi) Lyftningsfoerfarande
SE9400630D0 (sv) Väckarklockslampa
NO944233D0 (no) Röytedrakt
NO943882D0 (no) Skipsbag
NO942946L (no) Stableskamler
KR950029381U (ko) 다중 스트로오
BR7400030U (pt) Numeralfa

Legal Events

Date Code Title Description
8332 No legal effect for de