DE69532431D1 - Einzeltakt-Abtastverriegelungszelle - Google Patents

Einzeltakt-Abtastverriegelungszelle

Info

Publication number
DE69532431D1
DE69532431D1 DE69532431T DE69532431T DE69532431D1 DE 69532431 D1 DE69532431 D1 DE 69532431D1 DE 69532431 T DE69532431 T DE 69532431T DE 69532431 T DE69532431 T DE 69532431T DE 69532431 D1 DE69532431 D1 DE 69532431D1
Authority
DE
Germany
Prior art keywords
abtastverriegelungszelle
stroke
stroke abtastverriegelungszelle
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69532431T
Other languages
English (en)
Inventor
Robert Warren
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
STMicroelectronics Ltd Great Britain
Original Assignee
STMicroelectronics Ltd Great Britain
SGS Thomson Microelectronics Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by STMicroelectronics Ltd Great Britain, SGS Thomson Microelectronics Ltd filed Critical STMicroelectronics Ltd Great Britain
Application granted granted Critical
Publication of DE69532431D1 publication Critical patent/DE69532431D1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/22Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2205Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
    • G06F11/2236Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test CPU or processors
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317Testing of digital circuits
    • G01R31/3181Functional testing
    • G01R31/3185Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318541Scan latches or cell details
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317Testing of digital circuits
    • G01R31/3181Functional testing
    • G01R31/3185Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318552Clock circuits details
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K3/00Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037Bistable circuits
    • H03K3/0375Bistable circuits provided with means for increasing reliability; for protection; for ensuring a predetermined initial state when the supply voltage has been applied; for storing the actual state when the supply voltage fails

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Tests Of Electronic Circuits (AREA)
DE69532431T 1994-09-01 1995-08-22 Einzeltakt-Abtastverriegelungszelle Expired - Lifetime DE69532431D1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
GB9417592A GB9417592D0 (en) 1994-09-01 1994-09-01 Single clock scan latch

Publications (1)

Publication Number Publication Date
DE69532431D1 true DE69532431D1 (de) 2004-02-19

Family

ID=10760672

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69532431T Expired - Lifetime DE69532431D1 (de) 1994-09-01 1995-08-22 Einzeltakt-Abtastverriegelungszelle

Country Status (5)

Country Link
US (1) US5596584A (de)
EP (1) EP0702242B1 (de)
JP (1) JP3208049B2 (de)
DE (1) DE69532431D1 (de)
GB (1) GB9417592D0 (de)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB9417602D0 (en) * 1994-09-01 1994-10-19 Inmos Ltd A controller for implementing scan testing
US6694465B1 (en) * 1994-12-16 2004-02-17 Texas Instruments Incorporated Low overhead input and output boundary scan cells
US5774477A (en) * 1995-12-22 1998-06-30 Lucent Technologies Inc. Method and apparatus for pseudorandom boundary-scan testing
US5636228A (en) * 1996-01-16 1997-06-03 Motorola, Inc. Scan register with decoupled scan routing
US6205560B1 (en) * 1996-02-27 2001-03-20 Via-Cyrix, Inc. Debug system allowing programmable selection of alternate debug mechanisms such as debug handler, SMI, or JTAG
US5938782A (en) * 1996-09-24 1999-08-17 Vlsi Technology, Inc. Scan flip-flop and methods for controlling the entry of data therein
US6594789B2 (en) * 1997-09-16 2003-07-15 Texas Instruments Incorporated Input data capture boundary cell connected to target circuit output
US5793687A (en) * 1996-12-03 1998-08-11 Mitsubishi Semiconductor America, Inc. Micro ROM testing system using micro ROM timing circuitry for testing operations
GB9810512D0 (en) 1998-05-15 1998-07-15 Sgs Thomson Microelectronics Detecting communication errors across a chip boundary
US6389566B1 (en) * 1998-06-02 2002-05-14 S3 Incorporated Edge-triggered scan flip-flop and one-pass scan synthesis methodology
US6678847B1 (en) * 1999-04-30 2004-01-13 International Business Machines Corporation Real time function view system and method
US6725387B1 (en) * 2000-04-28 2004-04-20 Hewlett-Packard Development Company, L.P. Method and apparatus for causing computer system interconnection to be in the same state each time test code is executed
EP1326082A1 (de) * 2001-12-27 2003-07-09 Infineon Technologies AG Integrierte Schaltung mit konfigurierbarem Abtastpfad
US20030188243A1 (en) * 2002-03-29 2003-10-02 Rajan Krishna B. Method and apparatus for delay fault testing
KR20050032613A (ko) * 2002-08-30 2005-04-07 코닌클리즈케 필립스 일렉트로닉스 엔.브이. 집적 회로
JP4274457B2 (ja) * 2003-06-27 2009-06-10 インターナショナル・ビジネス・マシーンズ・コーポレーション トランスペアレントラッチ回路
DE60323851D1 (de) 2003-12-17 2008-11-13 St Microelectronics Res & Dev TAP Multiplexer
US7945829B2 (en) * 2005-01-19 2011-05-17 National University Corporation Chiba University Semiconductor integrated circuit
US7146551B2 (en) * 2005-01-20 2006-12-05 Hewlett-Packard Development Company, L.P. Method and system of modifying data in functional latches of a logic unit during scan chain testing thereof

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4742293A (en) * 1987-04-06 1988-05-03 Hughes Aircraft Company Pseudo-memory circuit for testing for stuck open faults
GB2220272B (en) * 1988-06-29 1992-09-30 Texas Instruments Ltd Improvements in or relating to integrated circuits
JPH0274881A (ja) * 1988-09-09 1990-03-14 Fujitsu Ltd 半導体集積回路
US5015875A (en) * 1989-12-01 1991-05-14 Motorola, Inc. Toggle-free scan flip-flop
US5130568A (en) * 1990-11-05 1992-07-14 Vertex Semiconductor Corporation Scannable latch system and method
US5528610A (en) * 1992-04-30 1996-06-18 Hughes Aircraft Company Boundary test cell with self masking capability

Also Published As

Publication number Publication date
EP0702242A3 (de) 1996-04-03
US5596584A (en) 1997-01-21
JPH08211130A (ja) 1996-08-20
EP0702242A2 (de) 1996-03-20
JP3208049B2 (ja) 2001-09-10
GB9417592D0 (en) 1994-10-19
EP0702242B1 (de) 2004-01-14

Similar Documents

Publication Publication Date Title
DE69525806T2 (de) Spreiznähfadenanker
DE69534108D1 (de) Polymersisationsverfahren
DE69527283T2 (de) Gasturbinengeneratorset
FI971991A (fi) 2-syaaniakryylihappoesterit
FI970879A (fi) Polyalkyleeniglykolihydroksikarboksyylihappodispergointiaine
DE69505070D1 (de) Laseroszillator
DE69532431D1 (de) Einzeltakt-Abtastverriegelungszelle
DE69533802D1 (de) Abtastkolorimeter
NO964422L (no) Prövetagningsventil
NO960817D0 (no) Filkrypteringsskjema
FI952380A0 (fi) Puristinkenkätelapäällysviira
KR960010222U (ko) 날교환식 가위
KR960003681U (ko) 호도까개
SE9402608D0 (sv) Crosswater-ski
SE9403034D0 (sv) SIBAB-säkring
FI1514U1 (fi) Vaedringsstaong
FI2116U1 (fi) Behaollare foer varor
FI1947U1 (fi) Spaennlaos
FI1875U1 (fi) Slipverktygsstomme
FI1636U1 (fi) Uppbevarings/transportfodral foer datamaskindisketter
FI1635U1 (fi) Antistoeldanordning foer fordon
FI1212U1 (fi) Saenkpump
FI1720U1 (fi) Beklaednadsstruktur
FI943630A0 (fi) Foerpackningsdaempare
FIU940360U0 (fi) Rumsoevervakningsapparat

Legal Events

Date Code Title Description
8332 No legal effect for de