DE69527379D1 - Datenprozessor zur leistungsfähigen Bitübertragung und Verfahren dafür - Google Patents

Datenprozessor zur leistungsfähigen Bitübertragung und Verfahren dafür

Info

Publication number
DE69527379D1
DE69527379D1 DE69527379T DE69527379T DE69527379D1 DE 69527379 D1 DE69527379 D1 DE 69527379D1 DE 69527379 T DE69527379 T DE 69527379T DE 69527379 T DE69527379 T DE 69527379T DE 69527379 D1 DE69527379 D1 DE 69527379D1
Authority
DE
Germany
Prior art keywords
data processor
method therefor
bit transmission
powerful bit
powerful
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69527379T
Other languages
English (en)
Other versions
DE69527379T2 (de
Inventor
Chia-Shiann Weng
Donald C Anderson
Paul M Astrachan
Walter U Kuenast
Peter C Curtis
Kenneth C Weng
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP USA Inc
Original Assignee
Motorola Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Motorola Inc filed Critical Motorola Inc
Publication of DE69527379D1 publication Critical patent/DE69527379D1/de
Application granted granted Critical
Publication of DE69527379T2 publication Critical patent/DE69527379T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30018—Bit or string instructions
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30032—Movement instructions, e.g. MOVE, SHIFT, ROTATE, SHUFFLE
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30145—Instruction analysis, e.g. decoding, instruction word fields
    • G06F9/3016—Decoding the operand specifier, e.g. specifier format
    • G06F9/30167—Decoding the operand specifier, e.g. specifier format of immediate specifier, e.g. constants

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Executing Machine-Instructions (AREA)
  • Microcomputers (AREA)
DE69527379T 1994-01-21 1995-01-19 Datenprozessor zur leistungsfähigen Bitübertragung und Verfahren dafür Expired - Fee Related DE69527379T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US18452994A 1994-01-21 1994-01-21

Publications (2)

Publication Number Publication Date
DE69527379D1 true DE69527379D1 (de) 2002-08-22
DE69527379T2 DE69527379T2 (de) 2002-11-28

Family

ID=22677283

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69527379T Expired - Fee Related DE69527379T2 (de) 1994-01-21 1995-01-19 Datenprozessor zur leistungsfähigen Bitübertragung und Verfahren dafür

Country Status (5)

Country Link
US (1) US5765216A (de)
EP (1) EP0664508B1 (de)
JP (1) JP2932963B2 (de)
KR (1) KR100283827B1 (de)
DE (1) DE69527379T2 (de)

Families Citing this family (43)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7301541B2 (en) * 1995-08-16 2007-11-27 Microunity Systems Engineering, Inc. Programmable processor and method with wide operations
US5854939A (en) * 1996-11-07 1998-12-29 Atmel Corporation Eight-bit microcontroller having a risc architecture
FR2770661B1 (fr) * 1997-11-03 2001-08-10 Inside Technologies Microprocesseur comprenant des moyens de concatenation de bits
US6298095B1 (en) * 1998-04-03 2001-10-02 Telefonaktiebolaget Lm Ericsson (Publ) Communicating signaling information in a cellular system that has a tight frequency reuse pattern
US6967961B1 (en) 1998-06-03 2005-11-22 Cisco Technology, Inc. Method and apparatus for providing programmable memory functions for bi-directional traffic in a switch platform
US6483850B1 (en) * 1998-06-03 2002-11-19 Cisco Technology, Inc. Method and apparatus for routing cells having different formats among service modules of a switch platform
US6438102B1 (en) 1998-06-03 2002-08-20 Cisco Technology, Inc. Method and apparatus for providing asynchronous memory functions for bi-directional traffic in a switch platform
US6393540B1 (en) 1998-06-30 2002-05-21 Emc Corporation Moving a logical object from a set of source locations to a set of destination locations using a single command
US6282602B1 (en) * 1998-06-30 2001-08-28 Emc Corporation Method and apparatus for manipulating logical objects in a data storage system
US6329985B1 (en) 1998-06-30 2001-12-11 Emc Corporation Method and apparatus for graphically displaying mapping of a logical object
US7383294B1 (en) 1998-06-30 2008-06-03 Emc Corporation System for determining the mapping of logical objects in a data storage system
US6883063B2 (en) 1998-06-30 2005-04-19 Emc Corporation Method and apparatus for initializing logical objects in a data storage system
US6542909B1 (en) 1998-06-30 2003-04-01 Emc Corporation System for determining mapping of logical objects in a computer system
ATE467171T1 (de) * 1998-08-24 2010-05-15 Microunity Systems Eng System mit breiter operandenarchitektur und verfahren
US7932911B2 (en) * 1998-08-24 2011-04-26 Microunity Systems Engineering, Inc. Processor for executing switch and translate instructions requiring wide operands
US6332188B1 (en) * 1998-11-06 2001-12-18 Analog Devices, Inc. Digital signal processor with bit FIFO
US6377999B1 (en) * 1999-05-10 2002-04-23 Interniche Technologies Inc. Firmware and software protocol parser
DE19948100A1 (de) * 1999-10-06 2001-04-12 Infineon Technologies Ag Prozessorsystem
US6748521B1 (en) * 2000-02-18 2004-06-08 Texas Instruments Incorporated Microprocessor with instruction for saturating and packing data
US6671797B1 (en) * 2000-02-18 2003-12-30 Texas Instruments Incorporated Microprocessor with expand instruction for forming a mask from one bit
US7007172B2 (en) * 2001-06-01 2006-02-28 Microchip Technology Incorporated Modified Harvard architecture processor having data memory space mapped to program memory space with erroneous execution protection
US20030005268A1 (en) * 2001-06-01 2003-01-02 Catherwood Michael I. Find first bit value instruction
US6985986B2 (en) * 2001-06-01 2006-01-10 Microchip Technology Incorporated Variable cycle interrupt disabling
US6976158B2 (en) * 2001-06-01 2005-12-13 Microchip Technology Incorporated Repeat instruction with interrupt
US20030023836A1 (en) * 2001-06-01 2003-01-30 Michael Catherwood Shadow register array control instructions
US6934728B2 (en) * 2001-06-01 2005-08-23 Microchip Technology Incorporated Euclidean distance instructions
US7020788B2 (en) * 2001-06-01 2006-03-28 Microchip Technology Incorporated Reduced power option
US6952711B2 (en) * 2001-06-01 2005-10-04 Microchip Technology Incorporated Maximally negative signed fractional number multiplication
US6975679B2 (en) * 2001-06-01 2005-12-13 Microchip Technology Incorporated Configuration fuses for setting PWM options
US20020184566A1 (en) * 2001-06-01 2002-12-05 Michael Catherwood Register pointer trap
US20020188830A1 (en) * 2001-06-01 2002-12-12 Brian Boles Bit replacement and extraction instructions
US6937084B2 (en) * 2001-06-01 2005-08-30 Microchip Technology Incorporated Processor with dual-deadtime pulse width modulation generator
US20030028696A1 (en) * 2001-06-01 2003-02-06 Michael Catherwood Low overhead interrupt
JP2003196259A (ja) * 2001-12-27 2003-07-11 Sharp Corp データ駆動型情報処理装置およびデータ処理方法
US7254696B2 (en) * 2002-12-12 2007-08-07 Alacritech, Inc. Functional-level instruction-set computer architecture for processing application-layer content-service requests such as file-access requests
DE10314928A1 (de) * 2003-04-02 2004-11-04 Infineon Technologies Ag Verfahren und programmgesteuerte Einheit zur Bitfeldverschiebung
DE102006055514A1 (de) * 2006-05-24 2007-11-29 Robert Bosch Gmbh Gateway zum Datentransfer zwischen seriellen Bussen
US8732435B1 (en) * 2008-07-30 2014-05-20 Altera Corporation Single buffer multi-channel de-interleaver/interleaver
US9086872B2 (en) 2009-06-30 2015-07-21 Intel Corporation Unpacking packed data in multiple lanes
US9785565B2 (en) 2014-06-30 2017-10-10 Microunity Systems Engineering, Inc. System and methods for expandably wide processor instructions
WO2018174935A1 (en) * 2017-03-20 2018-09-27 Intel Corporation Systems, methods, and apparatus for matrix operations
US11275588B2 (en) 2017-07-01 2022-03-15 Intel Corporation Context save with variable save state size
US20230098724A1 (en) * 2021-09-25 2023-03-30 Intel Corporation Copy a subset of status flags from a control and status register to a flags register

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4409653A (en) * 1978-07-31 1983-10-11 Motorola, Inc. Method of performing a clear and wait operation with a single instruction
US4525776A (en) * 1980-06-02 1985-06-25 Bell Telephone Laboratories, Incorporated Arithmetic logic unit arranged for manipulating bits
JPS57168347A (en) * 1981-04-09 1982-10-16 Toshiba Corp Computer system
US4742479A (en) * 1985-03-25 1988-05-03 Motorola, Inc. Modulo arithmetic unit having arbitrary offset and modulo values
JP2565495B2 (ja) * 1986-08-27 1996-12-18 株式会社日立製作所 デ−タ処理システム
US5210835A (en) * 1986-08-27 1993-05-11 Ken Sakamura Data processing system having apparatus for increasing the execution speed of bit field instructions
JP2609618B2 (ja) * 1987-08-13 1997-05-14 株式会社東芝 データ処理装置
JP2748957B2 (ja) * 1987-09-30 1998-05-13 健 坂村 データ処理装置
US5084814A (en) * 1987-10-30 1992-01-28 Motorola, Inc. Data processor with development support features
EP0382246A3 (de) * 1989-02-09 1991-09-11 Nec Corporation Bitadressierungsanordnung
US5201056A (en) * 1990-05-02 1993-04-06 Motorola, Inc. RISC microprocessor architecture with multi-bit tag extended instructions for selectively attaching tag from either instruction or input data to arithmetic operation output
US5249148A (en) * 1990-11-26 1993-09-28 Motorola, Inc. Method and apparatus for performing restricted modulo arithmetic

Also Published As

Publication number Publication date
KR100283827B1 (ko) 2001-03-02
JPH07219767A (ja) 1995-08-18
KR950033857A (ko) 1995-12-26
EP0664508A3 (de) 1997-04-09
JP2932963B2 (ja) 1999-08-09
US5765216A (en) 1998-06-09
EP0664508B1 (de) 2002-07-17
EP0664508A2 (de) 1995-07-26
DE69527379T2 (de) 2002-11-28

Similar Documents

Publication Publication Date Title
DE69527379T2 (de) Datenprozessor zur leistungsfähigen Bitübertragung und Verfahren dafür
DE69528089D1 (de) Verfahren zur Datenübertragung und Datenschnittstelle
DE69521727D1 (de) Datenübertragungssystem und Verfahren
DE69841580D1 (de) Datenübertragungsvorrichtung und Verfahren
DE69943390D1 (de) Verfahren und gerät zur datenübertragung innerhalb
DE69516374T2 (de) Datenverarbeitungssystem und Verfahren dafür
DE69840087D1 (de) Datenübertragungs-/Empfangsvorrichtung und Verfahren und Datenübertragunggsystem
DE69429902D1 (de) Verfahren und Gerät zur Datenverwaltung
DE69636029D1 (de) Verfahren und Vorrichtung zur Datenübertragung
DE69937816D1 (de) Datenverarbeitungsgerät und Verfahren
DE69933281D1 (de) Verfahren und Vorrichtung zur Mediendatenübertragung
DE69731937D1 (de) Verfahren und vorrichtung zur datencodierung
ATE466428T1 (de) Verfahren und vorrichtung zur verschlüsselung von übermittlungsdaten
DE69736148D1 (de) Verfahren und Einrichtung zur Datenverschlüsselung
DE69923659D1 (de) Datenverarbeitungsvorrichtung und verfahren
DE69731499D1 (de) Verfahren zur Datenübertragung
DE69731995D1 (de) Informationsübertragungsverfahren und -vorrichtung
DE69532631D1 (de) Einrichtung und verfahren zur datenausgabe
DE69432726D1 (de) Verfahren und System zur seriellen Datenübertragung
DE69731324D1 (de) Verfahren und Vorrichtung zur Datenübertragung
DE59708525D1 (de) Auswechselbares Portorechnermodul und Verfahren zur Datenübertragung
DE19581534T1 (de) Datenübertragungsgerät und Verfahren
FI963455A (fi) Datasiirtomenetelmä ja -laitteisto
DE69942536D1 (de) Vorrichtung und Verfahren zur Datenübertragung
DE69727081D1 (de) Verfahren und vorrichtung zur datenübertragung

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8327 Change in the person/name/address of the patent owner

Owner name: FREESCALE SEMICONDUCTOR, INC., AUSTIN, TEX., US

8339 Ceased/non-payment of the annual fee