DE69519816T2 - Anordnung mit Duplikat des Cache-Etikettenspeichers - Google Patents
Anordnung mit Duplikat des Cache-EtikettenspeichersInfo
- Publication number
- DE69519816T2 DE69519816T2 DE69519816T DE69519816T DE69519816T2 DE 69519816 T2 DE69519816 T2 DE 69519816T2 DE 69519816 T DE69519816 T DE 69519816T DE 69519816 T DE69519816 T DE 69519816T DE 69519816 T2 DE69519816 T2 DE 69519816T2
- Authority
- DE
- Germany
- Prior art keywords
- array arrangement
- cache tag
- tag array
- duplicate cache
- duplicate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
- G06F12/0815—Cache consistency protocols
- G06F12/0817—Cache consistency protocols using directory methods
- G06F12/0822—Copy directories
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Memory System Of A Hierarchy Structure (AREA)
- Multi Processors (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US23654194A | 1994-05-03 | 1994-05-03 |
Publications (2)
Publication Number | Publication Date |
---|---|
DE69519816D1 DE69519816D1 (de) | 2001-02-15 |
DE69519816T2 true DE69519816T2 (de) | 2001-09-20 |
Family
ID=22889948
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE69519816T Expired - Fee Related DE69519816T2 (de) | 1994-05-03 | 1995-02-07 | Anordnung mit Duplikat des Cache-Etikettenspeichers |
Country Status (4)
Country | Link |
---|---|
US (1) | US5737757A (de) |
EP (1) | EP0681240B1 (de) |
JP (1) | JP3729891B2 (de) |
DE (1) | DE69519816T2 (de) |
Families Citing this family (39)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1996029654A1 (fr) * | 1995-03-20 | 1996-09-26 | Hitachi, Ltd. | Systeme de commande de l'interface |
JP3210590B2 (ja) * | 1996-11-29 | 2001-09-17 | 株式会社日立製作所 | マルチプロセッサシステムおよびキャッシュコヒーレンシ制御方法 |
US5809536A (en) * | 1996-12-09 | 1998-09-15 | Intel Corporation, Inc. | Method for reducing the number of coherency cycles within a directory-based cache coherency memory system uitilizing a memory state cache |
US5848434A (en) * | 1996-12-09 | 1998-12-08 | Intel Corporation | Method and apparatus for caching state information within a directory-based coherency memory system |
US6122711A (en) * | 1997-01-07 | 2000-09-19 | Unisys Corporation | Method of and apparatus for store-in second level cache flush |
US5978886A (en) * | 1997-01-17 | 1999-11-02 | Hewlett-Packard Company | Method and apparatus for duplicating tag systems to maintain addresses of CPU data stored in write buffers external to a cache |
US5963977A (en) * | 1997-10-09 | 1999-10-05 | Quantum Corporation | Buffer management and system coordination method |
US6154816A (en) * | 1997-10-24 | 2000-11-28 | Compaq Computer Corp. | Low occupancy protocol for managing concurrent transactions with dependencies |
US6122714A (en) * | 1997-10-24 | 2000-09-19 | Compaq Computer Corp. | Order supporting mechanisms for use in a switch-based multi-processor system |
US6108752A (en) * | 1997-10-24 | 2000-08-22 | Compaq Computer Corporation | Method and apparatus for delaying victim writes in a switch-based multi-processor system to maintain data coherency |
US6272603B1 (en) | 1998-02-17 | 2001-08-07 | International Business Machines Corporation | Cache coherency protocol having hovering (H), recent (R), and tagged (T) states |
US6415358B1 (en) | 1998-02-17 | 2002-07-02 | International Business Machines Corporation | Cache coherency protocol having an imprecise hovering (H) state for instructions and data |
US6263407B1 (en) | 1998-02-17 | 2001-07-17 | International Business Machines Corporation | Cache coherency protocol including a hovering (H) state having a precise mode and an imprecise mode |
US6292872B1 (en) | 1998-02-17 | 2001-09-18 | International Business Machines Corporation | Cache coherency protocol having hovering (H) and recent (R) states |
JP2001167077A (ja) * | 1999-12-09 | 2001-06-22 | Nec Kofu Ltd | ネットワークシステムにおけるデータアクセス方法、ネットワークシステムおよび記録媒体 |
US6463506B1 (en) | 2000-04-29 | 2002-10-08 | Hewlett-Packard Company | Arrangement of data within cache lines so that tags are first data received |
GB0015276D0 (en) * | 2000-06-23 | 2000-08-16 | Smith Neale B | Coherence free cache |
US20030167379A1 (en) * | 2002-03-01 | 2003-09-04 | Soltis Donald Charles | Apparatus and methods for interfacing with cache memory |
US7017054B2 (en) * | 2002-07-02 | 2006-03-21 | Dell Products L.P. | Mirrored tag snoop optimization |
US7103728B2 (en) * | 2002-07-23 | 2006-09-05 | Hewlett-Packard Development Company, L.P. | System and method for memory migration in distributed-memory multi-processor systems |
US20040022022A1 (en) * | 2002-08-02 | 2004-02-05 | Voge Brendan A. | Modular system customized by system backplane |
US6931489B2 (en) * | 2002-08-12 | 2005-08-16 | Hewlett-Packard Development Company, L.P. | Apparatus and methods for sharing cache among processors |
US7024520B2 (en) * | 2002-10-03 | 2006-04-04 | Hewlett-Packard Development Company, L.P. | System and method enabling efficient cache line reuse in a computer system |
US7000080B2 (en) * | 2002-10-03 | 2006-02-14 | Hewlett-Packard Development Company, L.P. | Channel-based late race resolution mechanism for a computer system |
US6892290B2 (en) * | 2002-10-03 | 2005-05-10 | Hewlett-Packard Development Company, L.P. | Linked-list early race resolution mechanism |
US7003635B2 (en) * | 2002-10-03 | 2006-02-21 | Hewlett-Packard Development Company, L.P. | Generalized active inheritance consistency mechanism having linked writes |
US7051163B2 (en) * | 2002-10-03 | 2006-05-23 | Hewlett-Packard Development Company, L.P. | Directory structure permitting efficient write-backs in a shared memory computer system |
US6990559B2 (en) * | 2002-10-03 | 2006-01-24 | Hewlett-Packard Development Company, L.P. | Mechanism for resolving ambiguous invalidates in a computer system |
US6895476B2 (en) * | 2002-10-03 | 2005-05-17 | Hewlett-Packard Development Company, L.P. | Retry-based late race resolution mechanism for a computer system |
US8185602B2 (en) | 2002-11-05 | 2012-05-22 | Newisys, Inc. | Transaction processing using multiple protocol engines in systems having multiple multi-processor clusters |
US7051166B2 (en) * | 2003-04-21 | 2006-05-23 | Hewlett-Packard Development Company, L.P. | Directory-based cache coherency scheme for reducing memory bandwidth loss |
JP4362454B2 (ja) * | 2005-04-07 | 2009-11-11 | 富士通株式会社 | キャッシュコヒーレンス管理装置およびキャッシュコヒーレンス管理方法 |
WO2007099583A1 (ja) * | 2006-02-28 | 2007-09-07 | Fujitsu Limited | システムコントローラおよびキャッシュ制御方法 |
US8291174B2 (en) * | 2007-08-15 | 2012-10-16 | Micron Technology, Inc. | Memory device and method having on-board address protection system for facilitating interface with multiple processors, and computer system using same |
US7822911B2 (en) * | 2007-08-15 | 2010-10-26 | Micron Technology, Inc. | Memory device and method with on-board cache system for facilitating interface with multiple processors, and computer system using same |
US8055852B2 (en) * | 2007-08-15 | 2011-11-08 | Micron Technology, Inc. | Memory device and method having on-board processing logic for facilitating interface with multiple processors, and computer system using same |
US7991963B2 (en) * | 2007-12-31 | 2011-08-02 | Intel Corporation | In-memory, in-page directory cache coherency scheme |
US8352669B2 (en) * | 2009-04-27 | 2013-01-08 | Lsi Corporation | Buffered crossbar switch system |
US10026458B2 (en) | 2010-10-21 | 2018-07-17 | Micron Technology, Inc. | Memories and methods for performing vector atomic memory operations with mask control and variable data length and data unit size |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58225432A (ja) * | 1982-06-24 | 1983-12-27 | Toshiba Corp | 要求バツフア装置 |
US5067071A (en) * | 1985-02-27 | 1991-11-19 | Encore Computer Corporation | Multiprocessor computer system employing a plurality of tightly coupled processors with interrupt vector bus |
US4959777A (en) * | 1987-07-27 | 1990-09-25 | Motorola Computer X | Write-shared cache circuit for multiprocessor system |
US4989131A (en) * | 1988-07-26 | 1991-01-29 | International Business Machines Corporation | Technique for parallel synchronization |
US5197146A (en) * | 1989-06-21 | 1993-03-23 | Hewlett-Packard Company | Method for maintaining cache coherence in a multiprocessor computer system |
US5230070A (en) * | 1989-09-08 | 1993-07-20 | International Business Machines Corporation | Access authorization table for multi-processor caches |
US5297269A (en) * | 1990-04-26 | 1994-03-22 | Digital Equipment Company | Cache coherency protocol for multi processor computer system |
US5303362A (en) * | 1991-03-20 | 1994-04-12 | Digital Equipment Corporation | Coupled memory multiprocessor computer system including cache coherency management protocols |
US5237673A (en) * | 1991-03-20 | 1993-08-17 | Digital Equipment Corporation | Memory management method for coupled memory multiprocessor systems |
US5490261A (en) * | 1991-04-03 | 1996-02-06 | International Business Machines Corporation | Interlock for controlling processor ownership of pipelined data for a store in cache |
US5313609A (en) * | 1991-05-23 | 1994-05-17 | International Business Machines Corporation | Optimum write-back strategy for directory-based cache coherence protocols |
US5388224A (en) * | 1992-04-24 | 1995-02-07 | Digital Equipment Corporation | Processor identification mechanism for a multiprocessor system |
US5319766A (en) * | 1992-04-24 | 1994-06-07 | Digital Equipment Corporation | Duplicate tag store for a processor having primary and backup cache memories in a multiprocessor computer system |
-
1995
- 1995-02-07 EP EP95101636A patent/EP0681240B1/de not_active Expired - Lifetime
- 1995-02-07 DE DE69519816T patent/DE69519816T2/de not_active Expired - Fee Related
- 1995-04-28 JP JP10672395A patent/JP3729891B2/ja not_active Expired - Fee Related
-
1997
- 1997-01-23 US US08/787,984 patent/US5737757A/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
EP0681240A3 (de) | 1997-01-08 |
US5737757A (en) | 1998-04-07 |
JP3729891B2 (ja) | 2005-12-21 |
EP0681240B1 (de) | 2001-01-10 |
JPH086855A (ja) | 1996-01-12 |
DE69519816D1 (de) | 2001-02-15 |
EP0681240A2 (de) | 1995-11-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69519816T2 (de) | Anordnung mit Duplikat des Cache-Etikettenspeichers | |
DE69637892D1 (de) | Anordnung mit Alpha-Hexathienyl | |
DE69529374T2 (de) | Datenprozessor mit Teilassoziativer Einheit | |
DE69530776D1 (de) | Zweiwege set-assoziativer cache-speicher | |
DE59604888D1 (de) | Elektrolumineszierende anordnung | |
DE69401855T2 (de) | Piezoelektrische Anordnung | |
DE69401447D1 (de) | Piezoelektrische Anordnung | |
DE69514165T2 (de) | Mehrstufige Cache-Speicheranordnung | |
DE69408565D1 (de) | Piezoelektrische Anordnung | |
BR9607530A (pt) | Cache de configuração rápida | |
DE69410679T2 (de) | Mach-Zehnder Anordnung | |
DE59407212D1 (de) | Elektrolumineszierende Anordnung | |
DE69427734D1 (de) | Linearadressierter Mikroprozessorcachespeicher | |
DE69520512T2 (de) | Halbleiterspeicher mit eingebautem Cachespeicher | |
IT1270157B (it) | Cilindro supportato girevole | |
DE69835944D1 (de) | Anordnung mit antenneneinheiten | |
DE69611510T2 (de) | Zentrale Verarbeitungseinheit mit Cache-Speicher | |
DE69526328T2 (de) | Feldeffektanordnung | |
DE69407630T2 (de) | Induktive Anordnung | |
DE69506011D1 (de) | Supraleitende Anordnung | |
DE69423444D1 (de) | Leistungsspeisungsgerät für drehbaren Zylinder | |
DE9418255U1 (de) | Wendestange | |
DE69634465D1 (de) | Cachespeicher | |
DE69406402T2 (de) | Zwischenspeicher | |
KR960020626U (ko) | 칼 보관함 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8327 | Change in the person/name/address of the patent owner |
Owner name: HEWLETT-PACKARD COMPANY (A DELAWARE CORPORATION), |
|
8364 | No opposition during term of opposition | ||
8339 | Ceased/non-payment of the annual fee |