DE69517211D1 - Verfahren zur Oberflächen-Planarisierung von Halbleiter-Anordnungen - Google Patents

Verfahren zur Oberflächen-Planarisierung von Halbleiter-Anordnungen

Info

Publication number
DE69517211D1
DE69517211D1 DE69517211T DE69517211T DE69517211D1 DE 69517211 D1 DE69517211 D1 DE 69517211D1 DE 69517211 T DE69517211 T DE 69517211T DE 69517211 T DE69517211 T DE 69517211T DE 69517211 D1 DE69517211 D1 DE 69517211D1
Authority
DE
Germany
Prior art keywords
semiconductor devices
surface planarization
planarization
semiconductor
devices
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69517211T
Other languages
English (en)
Other versions
DE69517211T2 (de
Inventor
Naoki Nagashima
Hiroshi Takahashi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Publication of DE69517211D1 publication Critical patent/DE69517211D1/de
Application granted granted Critical
Publication of DE69517211T2 publication Critical patent/DE69517211T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105—After-treatment
    • H01L21/31051—Planarisation of the insulating layers
    • H01L21/31053—Planarisation of the insulating layers involving a dielectric removal step
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
    • H01L21/76229—Concurrent filling of a plurality of trenches having a different trench shape or dimension, e.g. rectangular and V-shaped trenches, wide and narrow trenches, shallow and deep trenches
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/02126—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC
    • H01L21/02129—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC the material being boron or phosphorus doped silicon oxides, e.g. BPSG, BSG or PSG
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/02164—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon oxide, e.g. SiO2
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/0217—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon nitride not containing oxygen, e.g. SixNy or SixByNz

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Element Separation (AREA)
  • Mechanical Treatment Of Semiconductor (AREA)
DE69517211T 1994-01-17 1995-01-17 Verfahren zur Oberflächen-Planarisierung von Halbleiter-Anordnungen Expired - Fee Related DE69517211T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1794094 1994-01-17

Publications (2)

Publication Number Publication Date
DE69517211D1 true DE69517211D1 (de) 2000-07-06
DE69517211T2 DE69517211T2 (de) 2001-02-08

Family

ID=11957784

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69517211T Expired - Fee Related DE69517211T2 (de) 1994-01-17 1995-01-17 Verfahren zur Oberflächen-Planarisierung von Halbleiter-Anordnungen

Country Status (2)

Country Link
EP (2) EP0664559B1 (de)
DE (1) DE69517211T2 (de)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0848417B1 (de) * 1996-12-13 2004-09-08 International Business Machines Corporation Verbesserungen im chemisch-mechanischen Polieren von Halbleiterscheiben
TW337028B (en) * 1996-12-13 1998-07-21 Ibm Improvements to the chemical-mechanical polishing of semiconductor wafers

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4671851A (en) * 1985-10-28 1987-06-09 International Business Machines Corporation Method for removing protuberances at the surface of a semiconductor wafer using a chem-mech polishing technique
US5064683A (en) * 1990-10-29 1991-11-12 Motorola, Inc. Method for polish planarizing a semiconductor substrate by using a boron nitride polish stop
DE69232648T2 (de) * 1991-11-29 2003-02-06 Sony Corp Verfahren zur Herstellung einer Grabenisolation mittels eines Polierschritts und Herstellungsverfahren für eine Halbleitervorrichtung
KR0133264B1 (ko) * 1992-12-22 1998-04-16 사또오 후미오 반도체 장치의 제조방법
US5356513A (en) * 1993-04-22 1994-10-18 International Business Machines Corporation Polishstop planarization method and structure

Also Published As

Publication number Publication date
EP0664559A3 (de) 1995-11-22
DE69517211T2 (de) 2001-02-08
EP0664559B1 (de) 2000-05-31
EP0664559A2 (de) 1995-07-26
EP0977248A1 (de) 2000-02-02

Similar Documents

Publication Publication Date Title
DE69636426D1 (de) Verfahren zur Reinigung von halbleitenden Wafern
DE69723338D1 (de) Verfahren zur Herstellung von Halbleiterscheiben
DE69535438D1 (de) Verfahren zur Planierung von Dielektrika in Halbleitervorrichtungen
DE69325325D1 (de) Verfahren zur Herstellung von Halbleiterscheiben
DE50100177D1 (de) Verfahren zur Oberflächenpolitur von Siliciumscheiben
DE69507567D1 (de) Verfahren zur Reinigung von halbleitenden Scheiben
DE69611028T2 (de) Verfahren zur Isomerisierung von Olefinen
DE59400669D1 (de) Verfahren zur nasschemischen Behandlung von Werkstücken
DE69618022D1 (de) Verfahren zur Herstellung von Schleifmitteln
DE69517629D1 (de) Verfahren zur selektiven Herstellung von Halbleitergebieten
ATA165897A (de) Verfahren zum planarisieren von halbleitersubstraten
DE69502137T2 (de) Verfahren zur Methathesis von Olefinen
DE69702997D1 (de) Verfahren zur Behandlung von verunreinigtem Aluminiumoxid
DE69314391T2 (de) Verfahren zur Hydratisierung von Olefinen
DE69703600D1 (de) Verfahren zur Herstellung von Halbleiterscheiben
DE69324072D1 (de) Verfahren zur Oberflächenbehandlung
DE69513474D1 (de) Verfahren zur Auswertung von Siliziumscheiben
DE69901644T2 (de) Verfahren zur Hydration von Olefinen
DE69426868T2 (de) Verfahren zur Hydrierung von Chlorsilan
DE69428986D1 (de) Verfahren zur Behandlung von Halbleiterscheiben mit Flüssigkeiten
DE59805242D1 (de) Verfahren zur Oberflächenbehandlung von hochdispersen Oxiden
DE69807148D1 (de) Verfahren zur Hydroformylierung von Olefininen
DE59611247D1 (de) Vorrichtung zur Oberflächenbehandlung von Werkstücken
DE59309525D1 (de) Verfahren zur globalen Planarisierung von Oberflächen integrierter Halbleiterchaltungen
DE69517211D1 (de) Verfahren zur Oberflächen-Planarisierung von Halbleiter-Anordnungen

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee