DE69509267T2 - Taktschaltung - Google Patents

Taktschaltung

Info

Publication number
DE69509267T2
DE69509267T2 DE69509267T DE69509267T DE69509267T2 DE 69509267 T2 DE69509267 T2 DE 69509267T2 DE 69509267 T DE69509267 T DE 69509267T DE 69509267 T DE69509267 T DE 69509267T DE 69509267 T2 DE69509267 T2 DE 69509267T2
Authority
DE
Germany
Prior art keywords
clock circuit
clock
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69509267T
Other languages
English (en)
Other versions
DE69509267D1 (de
Inventor
Satoru Tanoi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Lapis Semiconductor Co Ltd
Original Assignee
Oki Electric Industry Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Oki Electric Industry Co Ltd filed Critical Oki Electric Industry Co Ltd
Publication of DE69509267D1 publication Critical patent/DE69509267D1/de
Application granted granted Critical
Publication of DE69509267T2 publication Critical patent/DE69509267T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/10—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/12—Synchronisation of different clock signals provided by a plurality of clock generators
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/0802—Details of the phase-locked loop the loop being adapted for reducing power consumption
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
DE69509267T 1994-01-07 1995-01-04 Taktschaltung Expired - Lifetime DE69509267T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP6000517A JP3048495B2 (ja) 1994-01-07 1994-01-07 クロック回路

Publications (2)

Publication Number Publication Date
DE69509267D1 DE69509267D1 (de) 1999-06-02
DE69509267T2 true DE69509267T2 (de) 1999-12-30

Family

ID=11475970

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69509267T Expired - Lifetime DE69509267T2 (de) 1994-01-07 1995-01-04 Taktschaltung

Country Status (5)

Country Link
US (1) US5483204A (de)
EP (1) EP0662756B1 (de)
JP (1) JP3048495B2 (de)
KR (1) KR100310723B1 (de)
DE (1) DE69509267T2 (de)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5428317A (en) * 1994-09-06 1995-06-27 Motorola, Inc. Phase locked loop with low power feedback path and method of operation
JP3253514B2 (ja) * 1996-03-22 2002-02-04 沖電気工業株式会社 Ｐｌｌ回路におけるクロック生成回路
JP4070255B2 (ja) * 1996-08-13 2008-04-02 富士通株式会社 半導体集積回路
JP3599988B2 (ja) * 1997-12-09 2004-12-08 日立ハイテク電子エンジニアリング株式会社 電子デバイスへの負荷電流出力回路およびｉｃテスタ
JP3349943B2 (ja) 1998-03-03 2002-11-25 日本電気株式会社 半導体装置
US6052035A (en) * 1998-03-19 2000-04-18 Microchip Technology Incorporated Oscillator with clock output inhibition control
US6014048A (en) * 1998-05-27 2000-01-11 Advanced Micro Devices, Inc. Clock generator with multiple feedback paths including a delay locked loop path
JP4008583B2 (ja) * 1998-07-22 2007-11-14 株式会社沖データ 電子機器
JP4268726B2 (ja) 1999-05-31 2009-05-27 株式会社ルネサステクノロジ 半導体装置
US8208596B2 (en) * 2007-01-17 2012-06-26 Sony Corporation System and method for implementing a dual-mode PLL to support a data transmission procedure
KR101027688B1 (ko) * 2009-09-30 2011-04-12 주식회사 하이닉스반도체 반도체 장치
WO2023145242A1 (ja) * 2022-01-31 2023-08-03 三菱電機株式会社 発振回路

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
IL89120A (en) * 1988-02-17 1992-08-18 Mips Computer Systems Inc Circuit synchronization system
US5008636A (en) * 1988-10-28 1991-04-16 Apollo Computer, Inc. Apparatus for low skew system clock distribution and generation of 2X frequency clocks
US4868522A (en) * 1988-12-13 1989-09-19 Gazelle Microcircuits, Inc. Clock signal distribution device
US5079519A (en) * 1991-02-14 1992-01-07 Notorola, Inc. Digital phase lock loop for a gate array
US5260979A (en) * 1991-05-28 1993-11-09 Codex Corp. Circuit and method of switching between redundant clocks for a phase lock loop
US5307381A (en) * 1991-12-27 1994-04-26 Intel Corporation Skew-free clock signal distribution network in a microprocessor
US5294894A (en) * 1992-10-02 1994-03-15 Compaq Computer Corporation Method of and apparatus for startup of a digital computer system clock

Also Published As

Publication number Publication date
EP0662756A1 (de) 1995-07-12
US5483204A (en) 1996-01-09
EP0662756B1 (de) 1999-04-28
DE69509267D1 (de) 1999-06-02
KR100310723B1 (ko) 2001-12-15
JP3048495B2 (ja) 2000-06-05
JPH07202687A (ja) 1995-08-04
KR950024436A (ko) 1995-08-21

Similar Documents

Publication Publication Date Title
DE69533071D1 (de) Oszillatorschaltung
DE69729908D1 (de) Taktsteuerungsschaltung
DE69526419T2 (de) Zeitverzögerungsschaltung
DE69511661D1 (de) Referenzschaltung
DE69505091T2 (de) Schaltungsganordnung
DE69517984T2 (de) Schaltungsanordnung
BR9706700A (pt) Relógio eletrônico combinado
DE69509267T2 (de) Taktschaltung
DE69531913D1 (de) Synchronisierungsschaltung
FI952261A (fi) Epäresiprookkinen piirielementti
DE29510986U1 (de) Schaltungsanordnung
DE69832847D1 (de) Taktgebereinstellschaltung
DE59502827D1 (de) Integrierte schaltung
DE69521998D1 (de) Schaltungsanordnung
DE69508740D1 (de) Schaltungsanordnung
DE69515115T2 (de) Schaltungsanordnung
DE69522163T2 (de) Schnittstellenschaltung
KR960008938U (ko) 바클에 부착한 시계
DE59505249D1 (de) Integrierte Schaltungsanordnung
DE69622843T2 (de) Taktselektionsschaltung
KR950028283U (ko) 시계
KR960008943U (ko) 시계
KR950028284U (ko) 시계
KR960008934U (ko) 시계
KR960005977U (ko) 시계

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8327 Change in the person/name/address of the patent owner

Owner name: OKI SEMICONDUCTOR CO.,LTD., TOKYO, JP