DE69501481D1 - Zelle für Schieberegister - Google Patents

Zelle für Schieberegister

Info

Publication number
DE69501481D1
DE69501481D1 DE69501481T DE69501481T DE69501481D1 DE 69501481 D1 DE69501481 D1 DE 69501481D1 DE 69501481 T DE69501481 T DE 69501481T DE 69501481 T DE69501481 T DE 69501481T DE 69501481 D1 DE69501481 D1 DE 69501481D1
Authority
DE
Germany
Prior art keywords
shift register
register cell
cell
shift
register
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69501481T
Other languages
English (en)
Other versions
DE69501481T2 (de
Inventor
Charles Odinot
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
STMicroelectronics SA
Original Assignee
SGS Thomson Microelectronics SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by SGS Thomson Microelectronics SA filed Critical SGS Thomson Microelectronics SA
Application granted granted Critical
Publication of DE69501481D1 publication Critical patent/DE69501481D1/de
Publication of DE69501481T2 publication Critical patent/DE69501481T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317Testing of digital circuits
    • G01R31/3181Functional testing
    • G01R31/3185Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318541Scan latches or cell details
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C19/00Digital stores in which the information is moved stepwise, e.g. shift registers
    • G11C19/38Digital stores in which the information is moved stepwise, e.g. shift registers two-dimensional, e.g. horizontal and vertical shift registers

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Shift Register Type Memory (AREA)
  • Logic Circuits (AREA)
DE69501481T 1994-05-20 1995-05-12 Zelle für Schieberegister Expired - Fee Related DE69501481T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR9406491A FR2720205B1 (fr) 1994-05-20 1994-05-20 Cellule pour registre à décalage.

Publications (2)

Publication Number Publication Date
DE69501481D1 true DE69501481D1 (de) 1998-02-26
DE69501481T2 DE69501481T2 (de) 1998-04-30

Family

ID=9463599

Family Applications (2)

Application Number Title Priority Date Filing Date
DE69501481T Expired - Fee Related DE69501481T2 (de) 1994-05-20 1995-05-12 Zelle für Schieberegister
DE69506918T Expired - Fee Related DE69506918T2 (de) 1994-05-20 1995-05-12 Schieberegisterzelle

Family Applications After (1)

Application Number Title Priority Date Filing Date
DE69506918T Expired - Fee Related DE69506918T2 (de) 1994-05-20 1995-05-12 Schieberegisterzelle

Country Status (5)

Country Link
US (1) US5589787A (de)
EP (2) EP0809255B1 (de)
JP (1) JPH0883164A (de)
DE (2) DE69501481T2 (de)
FR (1) FR2720205B1 (de)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5744995A (en) * 1996-04-17 1998-04-28 Xilinx, Inc. Six-input multiplexer wtih two gate levels and three memory cells
US5907562A (en) * 1996-07-31 1999-05-25 Nokia Mobile Phones Limited Testable integrated circuit with reduced power dissipation
US6097889A (en) * 1997-06-23 2000-08-01 Motorola, Inc. Signal processing apparatus with stages in a signal path operating as LFSR of alternable type and method for processing signals
US6219812B1 (en) * 1998-06-11 2001-04-17 Sun Microsystems, Inc. Apparatus and method for interfacing boundary-scan circuitry with DTL output drivers
US6061417A (en) * 1998-12-03 2000-05-09 Xilinx, Inc. Programmable shift register
US6434213B1 (en) * 2001-03-08 2002-08-13 Cirrus Logic, Inc. Low-power low-area shift register
KR100594317B1 (ko) 2005-01-28 2006-06-30 삼성전자주식회사 소비전력이 적은 쉬프트 레지스터 및 상기 쉬프트레지스터의 동작방법
US7242235B1 (en) * 2005-02-25 2007-07-10 Exar Corporation Dual data rate flip-flop
US7554858B2 (en) * 2007-08-10 2009-06-30 Micron Technology, Inc. System and method for reducing pin-count of memory devices, and memory device testers for same
US8700845B1 (en) * 2009-08-12 2014-04-15 Micron Technology, Inc. Daisy chaining nonvolatile memories

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4722049A (en) * 1985-10-11 1988-01-26 Unisys Corporation Apparatus for out-of-order program execution
US4701921A (en) * 1985-10-23 1987-10-20 Texas Instruments Incorporated Modularized scan path for serially tested logic circuit
US4872137A (en) * 1985-11-21 1989-10-03 Jennings Iii Earle W Reprogrammable control circuit
US4970690A (en) * 1989-07-31 1990-11-13 Atari Games Corporation Memory cell arrangement supporting bit-serial arithmetic
JP2535670B2 (ja) * 1991-01-28 1996-09-18 株式会社東芝 双方向入出力端子用バウンダリスキャンセル
US5202625A (en) * 1991-07-03 1993-04-13 Hughes Aircraft Company Method of testing interconnections in digital systems by the use of bidirectional drivers
FR2693574B1 (fr) * 1992-07-08 1994-09-09 Sgs Thomson Microelectronics Procédé pour tester le fonctionnement d'un circuit intégré spécialisé, et circuit intégré spécialisé s'y rapportant.

Also Published As

Publication number Publication date
DE69501481T2 (de) 1998-04-30
EP0686977A1 (de) 1995-12-13
US5589787A (en) 1996-12-31
EP0809255B1 (de) 1998-12-23
DE69506918T2 (de) 1999-05-12
FR2720205B1 (fr) 1996-07-12
FR2720205A1 (fr) 1995-11-24
JPH0883164A (ja) 1996-03-26
DE69506918D1 (de) 1999-02-04
EP0809255A2 (de) 1997-11-26
EP0809255A3 (de) 1997-12-17
EP0686977B1 (de) 1998-01-21

Similar Documents

Publication Publication Date Title
DE69420829T2 (de) Strukturelement für armaturenbrett
DE69512355D1 (de) Zelliges konstruktionselement
DE69535546D1 (de) System für Informationsanbietung
DE59510541D1 (de) Elektrochemische Zelle
DE69613016T2 (de) Elektrochemische Zelle
DE69501481D1 (de) Zelle für Schieberegister
DE69509228T2 (de) Wülste für flachdichtungen
DE59703823D1 (de) Wendeanordnung für blattförmiges material
DE69421944D1 (de) Versteifung für ordner
DE69525413T2 (de) Matrix für Carbonat-Brennstoffzelle
DE69407883D1 (de) Diaphragma für zelle und zelle
DE69630018D1 (de) Logische schaltung für niedrige spannungen
DE59510917D1 (de) Bausatz für ein tragsystem
DE59712649D1 (de) Galvanische Zelle
DE69714029D1 (de) Anordnung mit verteilten elementen für differenzschaltung
DE59510120D1 (de) Schaltanordnung für eine ausgedehnte Empfangsanordnung
KR950031270U (ko) 솔라셀을 이용한 자동차용 카렌다
KR950024043U (ko) 양방향성 쉬프트 레지스터
KR960009283U (ko) 기타용 건전지 케이스
KR970012426U (ko) 날씨 표시 기능을 갖는 카렌다
DE59600059D1 (de) Integrierbarer Umschalter für höhere Spannungen
DE69620855T2 (de) Schaltkreis für Betriebsspannungen
FI945329A0 (fi) Testanlaeggning foer en basstation i en utvidgad cell
PT101408A (pt) Celula de fabricacao flexivel
KR950030004U (ko) 주행거리 표시장치

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee