WO1994007197A1
(de)
*
|
1992-09-22 |
1994-03-31 |
Siemens Aktiengesellschaft |
Verfahren zur bearbeitung eines anwenderprogramms auf einem parallelrechnersystem
|
DE69433124T2
(de)
*
|
1993-11-05 |
2004-05-27 |
Intergraph Corp., Huntsville |
Befehlsspeicher mit assoziativem Kreuzschienenschalter
|
US6360313B1
(en)
|
1993-11-05 |
2002-03-19 |
Intergraph Corporation |
Instruction cache associative crossbar switch
|
US5996062A
(en)
*
|
1993-11-24 |
1999-11-30 |
Intergraph Corporation |
Method and apparatus for controlling an instruction pipeline in a data processing system
|
US5819059A
(en)
*
|
1995-04-12 |
1998-10-06 |
Advanced Micro Devices, Inc. |
Predecode unit adapted for variable byte-length instruction set processors and method of operating the same
|
US5828895A
(en)
*
|
1995-09-20 |
1998-10-27 |
International Business Machines Corporation |
Methods and system for predecoding instructions in a superscalar data processing system
|
US5848288A
(en)
*
|
1995-09-20 |
1998-12-08 |
Intel Corporation |
Method and apparatus for accommodating different issue width implementations of VLIW architectures
|
US5872947A
(en)
*
|
1995-10-24 |
1999-02-16 |
Advanced Micro Devices, Inc. |
Instruction classification circuit configured to classify instructions into a plurality of instruction types prior to decoding said instructions
|
US5790880A
(en)
*
|
1996-01-04 |
1998-08-04 |
Advanced Micro Devices |
Microprocessor configured to dynamically connect processing elements according to data dependencies
|
USRE38599E1
(en)
*
|
1996-06-11 |
2004-09-21 |
Sun Microsystems, Inc. |
Pipelined instruction dispatch unit in a superscalar processor
|
US5958042A
(en)
|
1996-06-11 |
1999-09-28 |
Sun Microsystems, Inc. |
Grouping logic circuit in a pipelined superscalar processor
|
US6006320A
(en)
*
|
1996-07-01 |
1999-12-21 |
Sun Microsystems, Inc. |
Processor architecture with independent OS resources
|
US6049863A
(en)
*
|
1996-07-24 |
2000-04-11 |
Advanced Micro Devices, Inc. |
Predecoding technique for indicating locations of opcode bytes in variable byte-length instructions within a superscalar microprocessor
|
US5867680A
(en)
*
|
1996-07-24 |
1999-02-02 |
Advanced Micro Devices, Inc. |
Microprocessor configured to simultaneously dispatch microcode and directly-decoded instructions
|
WO1998006042A1
(en)
*
|
1996-08-07 |
1998-02-12 |
Sun Microsystems, Inc. |
Wide instruction unpack method and apparatus
|
US5802386A
(en)
*
|
1996-11-19 |
1998-09-01 |
International Business Machines Corporation |
Latency-based scheduling of instructions in a superscalar processor
|
US5852727A
(en)
*
|
1997-03-10 |
1998-12-22 |
Advanced Micro Devices, Inc. |
Instruction scanning unit for locating instructions via parallel scanning of start and end byte information
|
US6047368A
(en)
*
|
1997-03-31 |
2000-04-04 |
Sun Microsystems, Inc. |
Processor architecture including grouping circuit
|
US5940602A
(en)
*
|
1997-06-11 |
1999-08-17 |
Advanced Micro Devices, Inc. |
Method and apparatus for predecoding variable byte length instructions for scanning of a number of RISC operations
|
JP3790607B2
(ja)
|
1997-06-16 |
2006-06-28 |
松下電器産業株式会社 |
Vliwプロセッサ
|
US6076159A
(en)
*
|
1997-09-12 |
2000-06-13 |
Siemens Aktiengesellschaft |
Execution of a loop instructing in a loop pipeline after detection of a first occurrence of the loop instruction in an integer pipeline
|
US5922065A
(en)
*
|
1997-10-13 |
1999-07-13 |
Institute For The Development Of Emerging Architectures, L.L.C. |
Processor utilizing a template field for encoding instruction sequences in a wide-word format
|
US6134649A
(en)
*
|
1997-11-17 |
2000-10-17 |
Advanced Micro Devices, Inc. |
Control transfer indication in predecode which identifies control transfer instruction and an alternate feature of an instruction
|
US6167506A
(en)
*
|
1997-11-17 |
2000-12-26 |
Advanced Micro Devices, Inc. |
Replacing displacement in control transfer instruction with encoding indicative of target address, including offset and target cache line location
|
GB2332075B
(en)
*
|
1997-12-06 |
2002-08-07 |
Mitel Corp |
Optimized instruction storage and distribution for parallel processors architectures
|
US5974537A
(en)
*
|
1997-12-29 |
1999-10-26 |
Philips Electronics North America Corporation |
Guard bits in a VLIW instruction control routing of operations to functional units allowing two issue slots to specify the same functional unit
|
US6067644A
(en)
*
|
1998-04-15 |
2000-05-23 |
International Business Machines Corporation |
System and method monitoring instruction progress within a processor
|
US6304954B1
(en)
*
|
1998-04-20 |
2001-10-16 |
Rise Technology Company |
Executing multiple instructions in multi-pipelined processor by dynamically switching memory ports of fewer number than the pipeline
|
US6061786A
(en)
*
|
1998-04-23 |
2000-05-09 |
Advanced Micro Devices, Inc. |
Processor configured to select a next fetch address by partially decoding a byte of a control transfer instruction
|
EP0953898A3
(de)
|
1998-04-28 |
2003-03-26 |
Matsushita Electric Industrial Co., Ltd. |
Prozessor zur Ausführung von Befehlen aus dem Speicher mittels eines Programmzählers und Kompiler, Assembler, Programmverbinder und Fehlerbeseitiger für einen solchen Prozessor
|
US6175908B1
(en)
|
1998-04-30 |
2001-01-16 |
Advanced Micro Devices, Inc. |
Variable byte-length instructions using state of function bit of second byte of plurality of instructions bytes as indicative of whether first byte is a prefix byte
|
US6141745A
(en)
*
|
1998-04-30 |
2000-10-31 |
Advanced Micro Devices, Inc. |
Functional bit identifying a prefix byte via a particular state regardless of type of instruction
|
US6345355B1
(en)
|
1998-05-29 |
2002-02-05 |
Telefonaktiebolaget Lm Ericsson (Publ) |
Method and apparatus for distributing commands to a plurality of circuit blocks
|
US6178500B1
(en)
*
|
1998-06-25 |
2001-01-23 |
International Business Machines Corporation |
Vector packing and saturation detection in the vector permute unit
|
US6742110B2
(en)
*
|
1998-10-06 |
2004-05-25 |
Texas Instruments Incorporated |
Preventing the execution of a set of instructions in parallel based on an indication that the instructions were erroneously pre-coded for parallel execution
|
US6418527B1
(en)
*
|
1998-10-13 |
2002-07-09 |
Motorola, Inc. |
Data processor instruction system for grouping instructions with or without a common prefix and data processing system that uses two or more instruction grouping methods
|
US6308319B1
(en)
|
1999-02-22 |
2001-10-23 |
Sun Microsystems, Inc. |
Thread suspension system and method using trapping instructions in delay slots
|
US7013454B2
(en)
*
|
1999-02-22 |
2006-03-14 |
Sun Microsystems, Inc. |
Thread suspension system and method using trapping instructions
|
EP1088266B1
(de)
*
|
1999-03-31 |
2009-05-20 |
Nxp B.V. |
Parallele datenverarbeitung
|
EP1050808B1
(de)
*
|
1999-05-03 |
2008-04-30 |
STMicroelectronics S.A. |
Befehlausgabe in einem Rechner
|
EP1050810A1
(de)
|
1999-05-03 |
2000-11-08 |
STMicroelectronics SA |
Rechnersystem mit mehreren funktionellen Einheiten
|
US6868490B1
(en)
|
2000-06-21 |
2005-03-15 |
Pts Corporation |
Methods and apparatus for providing context switching between software tasks with reconfigurable control
|
WO2000079394A1
(en)
*
|
1999-06-21 |
2000-12-28 |
Bops Incorporated |
Methods and apparatus for providing manifold array (manarray) program context switch with array reconfiguration control
|
JP2001034474A
(ja)
*
|
1999-07-16 |
2001-02-09 |
Nec Corp |
データ処理装置及びデータ処理方法
|
US6651164B1
(en)
*
|
1999-10-14 |
2003-11-18 |
Hewlett-Packard Development Company, L.P. |
System and method for detecting an erroneous data hazard between instructions of an instruction group and resulting from a compiler grouping error
|
US6438664B1
(en)
|
1999-10-27 |
2002-08-20 |
Advanced Micro Devices, Inc. |
Microcode patch device and method for patching microcode using match registers and patch routines
|
DE10043003A1
(de)
*
|
2000-09-01 |
2002-03-14 |
Infineon Technologies Ag |
Programmgesteuerte Einheit
|
US7127588B2
(en)
*
|
2000-12-05 |
2006-10-24 |
Mindspeed Technologies, Inc. |
Apparatus and method for an improved performance VLIW processor
|
US7143268B2
(en)
*
|
2000-12-29 |
2006-11-28 |
Stmicroelectronics, Inc. |
Circuit and method for instruction compression and dispersal in wide-issue processors
|
US7181484B2
(en)
|
2001-02-21 |
2007-02-20 |
Mips Technologies, Inc. |
Extended-precision accumulation of multiplier output
|
US7711763B2
(en)
|
2001-02-21 |
2010-05-04 |
Mips Technologies, Inc. |
Microprocessor instructions for performing polynomial arithmetic operations
|
US7162621B2
(en)
*
|
2001-02-21 |
2007-01-09 |
Mips Technologies, Inc. |
Virtual instruction expansion based on template and parameter selector information specifying sign-extension or concentration
|
US7599981B2
(en)
|
2001-02-21 |
2009-10-06 |
Mips Technologies, Inc. |
Binary polynomial multiplier
|
JP3607209B2
(ja)
*
|
2001-03-08 |
2005-01-05 |
松下電器産業株式会社 |
クロック制御方法及び当該クロック制御方法を用いた情報処理装置
|
US7752419B1
(en)
|
2001-03-22 |
2010-07-06 |
Qst Holdings, Llc |
Method and system for managing hardware resources to implement system functions using an adaptive computing architecture
|
US6836839B2
(en)
|
2001-03-22 |
2004-12-28 |
Quicksilver Technology, Inc. |
Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements
|
US7653710B2
(en)
|
2002-06-25 |
2010-01-26 |
Qst Holdings, Llc. |
Hardware task manager
|
US7962716B2
(en)
|
2001-03-22 |
2011-06-14 |
Qst Holdings, Inc. |
Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements
|
US20040133745A1
(en)
|
2002-10-28 |
2004-07-08 |
Quicksilver Technology, Inc. |
Adaptable datapath for a digital processing system
|
GB2374950B
(en)
*
|
2001-04-23 |
2005-11-16 |
Imagination Tech Ltd |
Expanded functionality of processor operations within a fixed width instruction encoding
|
US6577678B2
(en)
|
2001-05-08 |
2003-06-10 |
Quicksilver Technology |
Method and system for reconfigurable channel coding
|
US20030023830A1
(en)
*
|
2001-07-25 |
2003-01-30 |
Hogenauer Eugene B. |
Method and system for encoding instructions for a VLIW that reduces instruction memory requirements
|
GB2381602B
(en)
*
|
2001-10-12 |
2004-04-14 |
Siroyan Ltd |
Early resolving instructions
|
US7046635B2
(en)
|
2001-11-28 |
2006-05-16 |
Quicksilver Technology, Inc. |
System for authorizing functionality in adaptable hardware devices
|
US8412915B2
(en)
|
2001-11-30 |
2013-04-02 |
Altera Corporation |
Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements
|
US6986021B2
(en)
|
2001-11-30 |
2006-01-10 |
Quick Silver Technology, Inc. |
Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements
|
US7215701B2
(en)
|
2001-12-12 |
2007-05-08 |
Sharad Sambhwani |
Low I/O bandwidth method and system for implementing detection and identification of scrambling codes
|
US7403981B2
(en)
|
2002-01-04 |
2008-07-22 |
Quicksilver Technology, Inc. |
Apparatus and method for adaptive multimedia reception and transmission in communication environments
|
US7660984B1
(en)
|
2003-05-13 |
2010-02-09 |
Quicksilver Technology |
Method and system for achieving individualized protected space in an operating system
|
US7328414B1
(en)
|
2003-05-13 |
2008-02-05 |
Qst Holdings, Llc |
Method and system for creating and programming an adaptive computing engine
|
EP1367484B1
(de)
*
|
2002-05-31 |
2013-07-24 |
STMicroelectronics Limited |
Instruktionssteuerung
|
DE60236074D1
(de)
*
|
2002-07-02 |
2010-06-02 |
St Microelectronics Srl |
Verfahren zur Ausführung von Programmen in einem Prozessor mit auswählbaren Befehlslängen, und entsprechendes Prozessorsystem
|
EP1378824A1
(de)
|
2002-07-02 |
2004-01-07 |
STMicroelectronics S.r.l. |
Verfahren zur Ausführung von Programmen in einem Mehrprozessorsystem, und entsprechenes Prozessorsystem
|
US6970985B2
(en)
|
2002-07-09 |
2005-11-29 |
Bluerisc Inc. |
Statically speculative memory accessing
|
US8108656B2
(en)
|
2002-08-29 |
2012-01-31 |
Qst Holdings, Llc |
Task definition for specifying resource requirements
|
US7020765B2
(en)
*
|
2002-09-27 |
2006-03-28 |
Lsi Logic Corporation |
Marking queue for simultaneous execution of instructions in code block specified by conditional execution instruction
|
US7937591B1
(en)
|
2002-10-25 |
2011-05-03 |
Qst Holdings, Llc |
Method and system for providing a device which can be adapted on an ongoing basis
|
US8276135B2
(en)
|
2002-11-07 |
2012-09-25 |
Qst Holdings Llc |
Profiling of software and circuit designs utilizing data operation analyses
|
US7225301B2
(en)
|
2002-11-22 |
2007-05-29 |
Quicksilver Technologies |
External memory controller node
|
US20040148489A1
(en)
*
|
2003-01-28 |
2004-07-29 |
Sun Microsystems, Inc. |
Sideband VLIW processor
|
US7502910B2
(en)
|
2003-01-28 |
2009-03-10 |
Sun Microsystems, Inc. |
Sideband scout thread processor for reducing latency associated with a main processor
|
US7577824B2
(en)
*
|
2003-09-08 |
2009-08-18 |
Altera Corporation |
Methods and apparatus for storing expanded width instructions in a VLIW memory for deferred execution
|
US20050114850A1
(en)
|
2003-10-29 |
2005-05-26 |
Saurabh Chheda |
Energy-focused re-compilation of executables and hardware mechanisms based on compiler-architecture interaction and compiler-inserted control
|
US7996671B2
(en)
|
2003-11-17 |
2011-08-09 |
Bluerisc Inc. |
Security of program executables and microprocessors based on compiler-architecture interaction
|
US7401328B2
(en)
*
|
2003-12-18 |
2008-07-15 |
Lsi Corporation |
Software-implemented grouping techniques for use in a superscalar data processing system
|
US8607209B2
(en)
|
2004-02-04 |
2013-12-10 |
Bluerisc Inc. |
Energy-focused compiler-assisted branch prediction
|
US7594221B2
(en)
*
|
2004-04-20 |
2009-09-22 |
Hewlett-Packard Development Company, L.P. |
Method and apparatus for translating binary code
|
US20060200648A1
(en)
*
|
2005-03-02 |
2006-09-07 |
Andreas Falkenberg |
High-level language processor apparatus and method
|
KR100806274B1
(ko)
|
2005-12-06 |
2008-02-22 |
한국전자통신연구원 |
멀티 쓰레디드 프로세서 기반의 병렬 시스템을 위한 적응형실행 방법
|
US20080126766A1
(en)
|
2006-11-03 |
2008-05-29 |
Saurabh Chheda |
Securing microprocessors against information leakage and physical tampering
|
KR100829167B1
(ko)
|
2006-11-10 |
2008-05-13 |
재단법인서울대학교산학협력재단 |
소프트웨어 파이프라이닝의 데이터 의존도 완화 방법
|
JP5218063B2
(ja)
*
|
2006-11-21 |
2013-06-26 |
日本電気株式会社 |
命令オペコード生成システム
|
US7711927B2
(en)
*
|
2007-03-14 |
2010-05-04 |
Qualcomm Incorporated |
System, method and software to preload instructions from an instruction set other than one currently executing
|
US20090222506A1
(en)
*
|
2008-02-29 |
2009-09-03 |
Evident Software, Inc. |
System and method for metering and analyzing usage and performance data of a virtualized compute and network infrastructure
|
US8219784B2
(en)
*
|
2008-12-09 |
2012-07-10 |
International Business Machines Corporation |
Assigning and pre-decoding group ID and tag ID prior to dispatching instructions in out-of-order processor
|
JP5576605B2
(ja)
*
|
2008-12-25 |
2014-08-20 |
パナソニック株式会社 |
プログラム変換装置およびプログラム変換方法
|
US8127115B2
(en)
*
|
2009-04-03 |
2012-02-28 |
International Business Machines Corporation |
Group formation with multiple taken branches per group
|
EP2526494B1
(de)
|
2010-01-21 |
2020-01-15 |
SVIRAL, Inc. |
Verfahren und vorrichtung für ein mehrzweck- und multikern-system zur implementierung von berechnungen auf stream-basis
|
CN102495726B
(zh)
|
2011-11-15 |
2015-05-20 |
无锡德思普科技有限公司 |
机会多线程方法及处理器
|
US9766894B2
(en)
*
|
2014-02-06 |
2017-09-19 |
Optimum Semiconductor Technologies, Inc. |
Method and apparatus for enabling a processor to generate pipeline control signals
|
US9766895B2
(en)
*
|
2014-02-06 |
2017-09-19 |
Optimum Semiconductor Technologies, Inc. |
Opportunity multithreading in a multithreaded processor with instruction chaining capability
|
US10291391B2
(en)
*
|
2014-06-04 |
2019-05-14 |
Giesecke+Devrient Mobile Security Gmbh |
Method for enhanced security of computational device with multiple cores
|
US11016776B2
(en)
|
2017-12-22 |
2021-05-25 |
Alibaba Group Holding Limited |
System and method for executing instructions
|
US11314516B2
(en)
*
|
2018-01-19 |
2022-04-26 |
Marvell Asia Pte, Ltd. |
Issuing instructions based on resource conflict constraints in microprocessor
|