DE69323861D1 - Multiprozessorsystem mit gemeinsamem Speicher - Google Patents

Multiprozessorsystem mit gemeinsamem Speicher

Info

Publication number
DE69323861D1
DE69323861D1 DE69323861T DE69323861T DE69323861D1 DE 69323861 D1 DE69323861 D1 DE 69323861D1 DE 69323861 T DE69323861 T DE 69323861T DE 69323861 T DE69323861 T DE 69323861T DE 69323861 D1 DE69323861 D1 DE 69323861D1
Authority
DE
Germany
Prior art keywords
shared memory
multiprocessor system
multiprocessor
shared
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69323861T
Other languages
English (en)
Other versions
DE69323861T2 (de
Inventor
Ferruccio Zulian
Angelo Ramolini
Carlo Bagnoli
Angelo Lazzari
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Bull SAS
Original Assignee
Bull HN Information Systems Italia SpA
Bull HN Information Systems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Bull HN Information Systems Italia SpA, Bull HN Information Systems Inc filed Critical Bull HN Information Systems Italia SpA
Application granted granted Critical
Publication of DE69323861D1 publication Critical patent/DE69323861D1/de
Publication of DE69323861T2 publication Critical patent/DE69323861T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
    • G06F13/1652—Handling requests for interconnection or transfer for access to memory bus based on arbitration in a multiprocessor architecture
    • G06F13/1663—Access to shared memory
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/167—Interprocessor communication using a common memory, e.g. mailbox
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8007—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors
    • G06F15/8015—One dimensional arrays, e.g. rings, linear arrays, buses

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • Computing Systems (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Memory System (AREA)
  • Multi Processors (AREA)
DE69323861T 1993-01-25 1993-01-25 Multiprozessorsystem mit gemeinsamem Speicher Expired - Lifetime DE69323861T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP93830022A EP0608663B1 (de) 1993-01-25 1993-01-25 Multiprozessorsystem mit gemeinsamem Speicher

Publications (2)

Publication Number Publication Date
DE69323861D1 true DE69323861D1 (de) 1999-04-15
DE69323861T2 DE69323861T2 (de) 1999-10-07

Family

ID=8215110

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69323861T Expired - Lifetime DE69323861T2 (de) 1993-01-25 1993-01-25 Multiprozessorsystem mit gemeinsamem Speicher

Country Status (4)

Country Link
US (1) US5701413A (de)
EP (1) EP0608663B1 (de)
JP (1) JP3645281B2 (de)
DE (1) DE69323861T2 (de)

Families Citing this family (35)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
SE503506C2 (sv) * 1994-10-17 1996-06-24 Ericsson Telefon Ab L M System och förfarande för behandling av data samt kommunikationssystem med dylikt system
DE19623668C1 (de) * 1996-06-13 1997-10-16 Siemens Nixdorf Inf Syst Anordnung in Mehrprozessor-Datenverarbeitungsgeräten mit einem Interventionen umfassenden Kohärenzprotokoll für Pufferspeicher und Betriebsverfahren hierzu
DE69720002T2 (de) * 1997-12-11 2003-10-16 Bull S.A., Louveciennes Methode um Daten in einem Multiprozessorrechner über einen Crossbarschalter zu übertragen
US6125429A (en) 1998-03-12 2000-09-26 Compaq Computer Corporation Cache memory exchange optimized memory organization for a computer system
US6467012B1 (en) * 1999-07-08 2002-10-15 International Business Machines Corporation Method and apparatus using a distributed system structure to support bus-based cache-coherence protocols for symmetric multiprocessors
US6442597B1 (en) * 1999-07-08 2002-08-27 International Business Machines Corporation Providing global coherence in SMP systems using response combination block coupled to address switch connecting node controllers to memory
FR2797969A1 (fr) * 1999-08-31 2001-03-02 Koninkl Philips Electronics Nv Dispositif a plusieurs processeurs partageant une memoire collective
US6715023B1 (en) * 1999-09-23 2004-03-30 Altera Corporation PCI bus switch architecture
US6704822B1 (en) * 1999-10-01 2004-03-09 Sun Microsystems, Inc. Arbitration protocol for a shared data cache
US6766359B1 (en) * 1999-12-29 2004-07-20 Emc Corporation Method and apparatus for utilizing multiple paths in a file transfer utility employing an intermediate data storage system
US6247100B1 (en) * 2000-01-07 2001-06-12 International Business Machines Corporation Method and system for transmitting address commands in a multiprocessor system
US6826619B1 (en) 2000-08-21 2004-11-30 Intel Corporation Method and apparatus for preventing starvation in a multi-node architecture
US6658525B1 (en) 2000-09-28 2003-12-02 International Business Machines Corporation Concurrent access of an unsegmented buffer by writers and readers of the buffer
US6487643B1 (en) 2000-09-29 2002-11-26 Intel Corporation Method and apparatus for preventing starvation in a multi-node architecture
US6772298B2 (en) 2000-12-20 2004-08-03 Intel Corporation Method and apparatus for invalidating a cache line without data return in a multi-node architecture
US6791412B2 (en) 2000-12-28 2004-09-14 Intel Corporation Differential amplifier output stage
US7234029B2 (en) 2000-12-28 2007-06-19 Intel Corporation Method and apparatus for reducing memory latency in a cache coherent multi-node architecture
US6721918B2 (en) 2000-12-29 2004-04-13 Intel Corporation Method and apparatus for encoding a bus to minimize simultaneous switching outputs effect
US6912608B2 (en) * 2001-04-27 2005-06-28 Pts Corporation Methods and apparatus for pipelined bus
US6971098B2 (en) 2001-06-27 2005-11-29 Intel Corporation Method and apparatus for managing transaction requests in a multi-node architecture
JP3757204B2 (ja) * 2002-12-06 2006-03-22 ファナック株式会社 エラー検出／訂正方式及び該方式を用いた制御装置
JP2004355271A (ja) * 2003-05-28 2004-12-16 Toshiba Corp データ転送システム
WO2004107180A1 (ja) * 2003-05-30 2004-12-09 Fujitsu Limited マルチプロセッサシステム
US7577727B2 (en) 2003-06-27 2009-08-18 Newisys, Inc. Dynamic multiple cluster system reconfiguration
US20050066097A1 (en) * 2003-09-04 2005-03-24 Matsushita Electric Industrial Co., Ltd. Resource management apparatus
US7246188B2 (en) 2005-02-10 2007-07-17 Qualcomm Incorporated Flow control method to improve bus utilization in a system-on-a-chip integrated circuit
CN100412850C (zh) * 2005-10-17 2008-08-20 应广科技股份有限公司 单芯片多重微控制器的架构及时序控制方法
GB0723422D0 (en) * 2007-11-29 2008-01-09 Level 5 Networks Inc Virtualised receive side scaling
US9473596B2 (en) 2011-09-27 2016-10-18 International Business Machines Corporation Using transmission control protocol/internet protocol (TCP/IP) to setup high speed out of band data communication connections
US8880935B2 (en) 2012-06-12 2014-11-04 International Business Machines Corporation Redundancy and load balancing in remote direct memory access communications
US8930507B2 (en) 2012-06-12 2015-01-06 International Business Machines Corporation Physical memory shared among logical partitions in a VLAN
US9396101B2 (en) 2012-06-12 2016-07-19 International Business Machines Corporation Shared physical memory protocol
US9990131B2 (en) * 2014-09-22 2018-06-05 Xilinx, Inc. Managing memory in a multiprocessor system
US11698879B2 (en) * 2019-12-06 2023-07-11 Intel Corporation Flexible on-die fabric interface
CN114297097B (zh) * 2021-12-01 2023-04-14 北京时代民芯科技有限公司 一种众核可定义分布式共享存储结构

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0057756B1 (de) * 1981-02-11 1985-02-20 Siemens Aktiengesellschaft Anordnung zum Datenaustausch in parallel arbeitenden Multi-Mikrorechnersystemen
US5247689A (en) * 1985-02-25 1993-09-21 Ewert Alfred P Parallel digital processor including lateral transfer buses with interrupt switches to form bus interconnection segments
US5067071A (en) * 1985-02-27 1991-11-19 Encore Computer Corporation Multiprocessor computer system employing a plurality of tightly coupled processors with interrupt vector bus
GB2188175B (en) * 1986-03-18 1990-02-07 Stc Plc Data processing arrangement
US4985832A (en) * 1986-09-18 1991-01-15 Digital Equipment Corporation SIMD array processing system with routing networks having plurality of switching stages to transfer messages among processors
US5297255A (en) * 1987-07-28 1994-03-22 Hitachi, Ltd. Parallel computer comprised of processor elements having a local memory and an enhanced data transfer mechanism
EP0315550A3 (de) * 1987-11-06 1989-10-25 Oryx Corporation Hochparallele Rechnerbauweise unter Verwendung eines Koordinatenschalters mit ausgewählter Pipelineverzögerung
JPH01261772A (ja) * 1988-04-08 1989-10-18 Cogent Res Inc コンピュータ及びその動作方法
US5438680A (en) * 1988-04-29 1995-08-01 Intellectual Properties And Technology, Inc. Method and apparatus for enhancing concurrency in a parallel digital computer
IL97315A (en) * 1990-02-28 1994-10-07 Hughes Aircraft Co Multi-group signal processor
DE69115328T2 (de) * 1990-03-29 1996-05-02 Mitsuboshi Belting Ltd Treibriemen
US5274768A (en) * 1991-05-28 1993-12-28 The Trustees Of The University Of Pennsylvania High-performance host interface for ATM networks
US5440752A (en) * 1991-07-08 1995-08-08 Seiko Epson Corporation Microprocessor architecture with a switch network for data transfer between cache, memory port, and IOU

Also Published As

Publication number Publication date
EP0608663A1 (de) 1994-08-03
JPH07311751A (ja) 1995-11-28
EP0608663B1 (de) 1999-03-10
US5701413A (en) 1997-12-23
JP3645281B2 (ja) 2005-05-11
DE69323861T2 (de) 1999-10-07

Similar Documents

Publication Publication Date Title
DE69323861D1 (de) Multiprozessorsystem mit gemeinsamem Speicher
DE69227956D1 (de) Multiprozessorsystem mit gespiegeltem Speicher
FI953204A0 (fi) Datamuistin jakaminen moniprosessorijärjestelmissä
DE69432133D1 (de) Datenprozessor mit Cache-Speicher
DE4191157T1 (de) Zeilenspeicher mit Steuersystem
DE69230093D1 (de) Multiprozessorsystem
DE69432878D1 (de) Informationsverarbeitungssystem mit Flash-Speicher und Cache-Speicher
DE69616465D1 (de) Cachespeicher mit Datenvorausladung
DE69230985D1 (de) Bildverarbeitungssystem mit mehreren Speicheranordnungen
DE69329080D1 (de) Cache-Speicher
DE69430981D1 (de) Speicherungssystem
DE68927172D1 (de) Multiprozessorsystem mit cache-speichern
DE3483495D1 (de) Mehrprozessorsystem mit gemeinschaftlichem uebertragungsspeicher mit wahlfreiem zugriff.
DE68924306D1 (de) Mehrprozessorrechneranordnungen mit gemeinsamem Speicher und privaten Cache-Speichern.
DE69224571D1 (de) Mehrprozessorrechnersystem
DE69316955D1 (de) Rechenanlage mit synchronem, dynamischem Speicher
DE69332058D1 (de) Mehrprozessorsystem
DE3852695D1 (de) Multiprozessorsystem mit mehreren Speichern.
DE69432245D1 (de) Mikrorechner mit Speicherleseschutz
DE69325137D1 (de) Arbeitsspeicherverwaltung in Bildsystemen
DE69328860D1 (de) Optischer speicher
DE69611510D1 (de) Zentrale Verarbeitungseinheit mit Cache-Speicher
DE69413567D1 (de) Prozessorsystem mit ferroelektrischem Speicher
DE69419558D1 (de) Inhalt-adressierbarer Speicher
DE69416538D1 (de) Assoziativspeicher

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8327 Change in the person/name/address of the patent owner

Owner name: BULL ITALIA S.P.A., PREGNANA MILANESE, MAILAND, IT

8327 Change in the person/name/address of the patent owner

Owner name: EUNICS S.P.A., PREGNANA MILANESE, MILANO, IT

8328 Change in the person/name/address of the agent

Representative=s name: HUBER & SCHUESSLER, 81825 MUENCHEN

8327 Change in the person/name/address of the patent owner

Owner name: EUTELIA S.P.A., AREZZO, IT

8327 Change in the person/name/address of the patent owner

Owner name: BULL SAS, LES CLAYES-SOUS-BOIS, FR

R071 Expiry of right

Ref document number: 608663

Country of ref document: EP