DE69319407D1 - Manuelle Testanordnung für eine gedruckte Leiterplatte, versehen mit oberflächenmontierten Teilen - Google Patents

Manuelle Testanordnung für eine gedruckte Leiterplatte, versehen mit oberflächenmontierten Teilen

Info

Publication number
DE69319407D1
DE69319407D1 DE69319407T DE69319407T DE69319407D1 DE 69319407 D1 DE69319407 D1 DE 69319407D1 DE 69319407 T DE69319407 T DE 69319407T DE 69319407 T DE69319407 T DE 69319407T DE 69319407 D1 DE69319407 D1 DE 69319407D1
Authority
DE
Germany
Prior art keywords
circuit board
printed circuit
test arrangement
manual test
mounted parts
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69319407T
Other languages
English (en)
Other versions
DE69319407T2 (de
Inventor
Jean-Yves Leilde
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nicomatic
Original Assignee
Nicomatic
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nicomatic filed Critical Nicomatic
Application granted granted Critical
Publication of DE69319407D1 publication Critical patent/DE69319407D1/de
Publication of DE69319407T2 publication Critical patent/DE69319407T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2801—Testing of printed circuits, backplanes, motherboards, hybrid circuits or carriers for multichip packages [MCP]
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/22—Secondary treatment of printed circuits
    • H05K3/222—Completing of printed circuits by adding non-printed jumper connections
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/4007—Surface contacts, e.g. bumps
    • H05K3/4015—Surface contacts, e.g. bumps using auxiliary conductive elements, e.g. pieces of metal foil, metallic spheres
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10227—Other objects, e.g. metallic pieces
    • H05K2201/10363—Jumpers, i.e. non-printed cross-over connections

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Measuring Leads Or Probes (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)
DE69319407T 1992-11-06 1993-10-29 Manuelle Testanordnung für eine gedruckte Leiterplatte, versehen mit oberflächenmontierten Teilen Expired - Lifetime DE69319407T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR9213394A FR2697966B1 (fr) 1992-11-06 1992-11-06 Dispositif pour le test manuel d'une carte de circuit imprimé équipée de composants montés en surface.

Publications (2)

Publication Number Publication Date
DE69319407D1 true DE69319407D1 (de) 1998-08-06
DE69319407T2 DE69319407T2 (de) 1999-02-11

Family

ID=9435308

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69319407T Expired - Lifetime DE69319407T2 (de) 1992-11-06 1993-10-29 Manuelle Testanordnung für eine gedruckte Leiterplatte, versehen mit oberflächenmontierten Teilen

Country Status (3)

Country Link
EP (1) EP0601900B1 (de)
DE (1) DE69319407T2 (de)
FR (1) FR2697966B1 (de)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2712454B3 (fr) * 1993-11-08 1996-03-22 Nicomatic Composant conducteur passif pour montage en surface sur une carte de circuit imprimé.
US6974483B2 (en) 1998-04-14 2005-12-13 Encore Medical Corporation Modular neck for femur replacement surgery
US8310256B2 (en) 2009-12-22 2012-11-13 Teradyne, Inc. Capacitive opens testing in low signal environments
US8760185B2 (en) 2009-12-22 2014-06-24 Anthony J. Suto Low capacitance probe for testing circuit assembly

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3618123A1 (de) * 1986-05-30 1987-12-03 Johann Leonhard Huettlinger Mehrfachverbindung in smd-technik
JPS63195772U (de) * 1987-06-05 1988-12-16

Also Published As

Publication number Publication date
EP0601900A1 (de) 1994-06-15
DE69319407T2 (de) 1999-02-11
FR2697966B1 (fr) 1995-01-06
EP0601900B1 (de) 1998-07-01
FR2697966A1 (fr) 1994-05-13

Similar Documents

Publication Publication Date Title
DE69733118D1 (de) Anordnung mit gedruckter schaltungsplatte
DE68908687D1 (de) Gedruckte Schaltungsplatte.
DE59202991D1 (de) Vorrichtung zum Bestücken von Leiterplatten.
DE69323340D1 (de) Randverbinder für eine Leiterplatte
DE69402590T2 (de) Verriegelungs- und Versteifungsvorrichtung für Leiterplatte
DE69019030T2 (de) Gedruckte Leiterplatte.
DE69109611T2 (de) Befestigungsvorrichtung für eine gedruckte Schaltplatine.
DE69226937T2 (de) Prüfverfahren für Leiterplatten
DE69020204D1 (de) Mehrschichtige gedruckte Leiterplatte.
DE69400238T2 (de) Befestigungsvorrichtung für Leiterplatten
KR900702760A (ko) 인쇄회로기판
DE69406581T2 (de) Gedruckte Schaltungsplatten
DE69011958T2 (de) Verbindungszusammenbau für gedruckte Schaltungskarten.
DE69123470T2 (de) Zusammengesetztes Dielektrikum und seine Verwendung für eine gedruckte Leiterplatte
DE69700216T2 (de) Leiterplatte mit verbesserten Positionierungsmitteln
DE68906160D1 (de) Gedruckte schaltungsplatte.
DE69400413T2 (de) Versorgungseinrichtung von Leiterplatten
DE69319407T2 (de) Manuelle Testanordnung für eine gedruckte Leiterplatte, versehen mit oberflächenmontierten Teilen
DE59202101D1 (de) Vorrichtung zum Bestücken von Leiterplatten.
DE69008944D1 (de) Gedruckte Schaltungsplatte.
DE68923099T2 (de) Überprüfung von Leiterplatten mit Mehrfachmustern.
GB2244383B (en) A printed circuit board with through-holes
KR950028995U (ko) 인쇄회로기판
KR960026283U (ko) 인쇄 회로 기판
GB9119191D0 (en) Testing completed printed circuit boards

Legal Events

Date Code Title Description
8364 No opposition during term of opposition