DE69230241T2 - Verfahren und Anordnung zur Negierung eines Multiplikationsoperanden - Google Patents

Verfahren und Anordnung zur Negierung eines Multiplikationsoperanden

Info

Publication number
DE69230241T2
DE69230241T2 DE69230241T DE69230241T DE69230241T2 DE 69230241 T2 DE69230241 T2 DE 69230241T2 DE 69230241 T DE69230241 T DE 69230241T DE 69230241 T DE69230241 T DE 69230241T DE 69230241 T2 DE69230241 T2 DE 69230241T2
Authority
DE
Germany
Prior art keywords
negating
arrangement
multiplication operand
operand
multiplication
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69230241T
Other languages
English (en)
Other versions
DE69230241D1 (de
Inventor
Willard Stuart Briggs
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
VIA-CYRIX, INC., RICHARDSON, TEX., US
Original Assignee
Cyrix Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Cyrix Corp filed Critical Cyrix Corp
Publication of DE69230241D1 publication Critical patent/DE69230241D1/de
Application granted granted Critical
Publication of DE69230241T2 publication Critical patent/DE69230241T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/523—Multiplying only
    • G06F7/53—Multiplying only in parallel-parallel fashion, i.e. both operands being entered in parallel
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/523—Multiplying only
    • G06F7/533—Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even
    • G06F7/5334—Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even by using multiple bit scanning, i.e. by decoding groups of successive multiplier bits in order to select an appropriate precalculated multiple of the multiplicand as a partial product
    • G06F7/5336—Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even by using multiple bit scanning, i.e. by decoding groups of successive multiplier bits in order to select an appropriate precalculated multiple of the multiplicand as a partial product overlapped, i.e. with successive bitgroups sharing one or more bits being recoded into signed digit representation, e.g. using the Modified Booth Algorithm
    • G06F7/5338—Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even by using multiple bit scanning, i.e. by decoding groups of successive multiplier bits in order to select an appropriate precalculated multiple of the multiplicand as a partial product overlapped, i.e. with successive bitgroups sharing one or more bits being recoded into signed digit representation, e.g. using the Modified Booth Algorithm each bitgroup having two new bits, e.g. 2nd order MBA

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Complex Calculations (AREA)
DE69230241T 1991-08-30 1992-08-28 Verfahren und Anordnung zur Negierung eines Multiplikationsoperanden Expired - Lifetime DE69230241T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/753,320 US5268858A (en) 1991-08-30 1991-08-30 Method and apparatus for negating an operand

Publications (2)

Publication Number Publication Date
DE69230241D1 DE69230241D1 (de) 1999-12-09
DE69230241T2 true DE69230241T2 (de) 2000-03-30

Family

ID=25030140

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69230241T Expired - Lifetime DE69230241T2 (de) 1991-08-30 1992-08-28 Verfahren und Anordnung zur Negierung eines Multiplikationsoperanden

Country Status (4)

Country Link
US (1) US5268858A (de)
EP (1) EP0529755B1 (de)
JP (1) JPH05197525A (de)
DE (1) DE69230241T2 (de)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0793134A (ja) * 1993-09-24 1995-04-07 Nec Corp 乗算器
US6381690B1 (en) * 1995-08-01 2002-04-30 Hewlett-Packard Company Processor for performing subword permutations and combinations
JP3190826B2 (ja) * 1996-06-27 2001-07-23 エヌイーシーマイクロシステム株式会社 積和演算装置
JP3678512B2 (ja) * 1996-08-29 2005-08-03 富士通株式会社 乗算回路、該乗算回路を構成する加算回路、該乗算回路の部分積ビット圧縮方法、および、該乗算回路を適用した大規模半導体集積回路
US6704761B1 (en) * 1997-04-30 2004-03-09 Lucent Technologies Inc. Carry-save multiplier/accumulator system and method
US8892621B2 (en) * 2011-12-19 2014-11-18 Lsi Corporation Implementation of negation in a multiplication operation without post-incrementation
US9207942B2 (en) * 2013-03-15 2015-12-08 Intel Corporation Systems, apparatuses,and methods for zeroing of bits in a data element

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4520347A (en) * 1982-11-22 1985-05-28 Motorola, Inc. Code conversion circuit
JPS59149539A (ja) * 1983-01-28 1984-08-27 Toshiba Corp 固定小数点−浮動小数点変換装置
US4597053A (en) * 1983-07-01 1986-06-24 Codex Corporation Two-pass multiplier/accumulator circuit
JPS60237534A (ja) * 1984-05-09 1985-11-26 Toshiba Corp 並列乗算器
US4719590A (en) * 1984-08-14 1988-01-12 Aman James A Apparatus and method for performing addition and subtraction
US4709226A (en) * 1985-07-15 1987-11-24 Rca Corporation Circuitry for complementing binary numbers
US4769780A (en) * 1986-02-10 1988-09-06 International Business Machines Corporation High speed multiplier
US4866656A (en) * 1986-12-05 1989-09-12 American Telephone And Telegraph Company, At&T Bell Laboratories High-speed binary and decimal arithmetic logic unit
JPH0774989B2 (ja) * 1988-01-18 1995-08-09 株式会社東芝 符号変換回路
US4918640A (en) * 1988-02-05 1990-04-17 Siemens Aktiengesellschaft Adder cell having a sum part and a carry part
US5036482A (en) * 1989-04-07 1991-07-30 Intel Corporation Method and circuitry for digital system multiplication
EP0813143A3 (de) * 1989-11-13 1998-01-28 Harris Corporation Zeichenausbreitung in einem mehrere Bit umkodierenden Multiplizierer

Also Published As

Publication number Publication date
US5268858A (en) 1993-12-07
EP0529755A2 (de) 1993-03-03
DE69230241D1 (de) 1999-12-09
EP0529755B1 (de) 1999-11-03
JPH05197525A (ja) 1993-08-06
EP0529755A3 (de) 1994-03-09

Similar Documents

Publication Publication Date Title
DE69130123D1 (de) Anzeigegerät und Verfahren zum Betreiben eines solchen Geräts
DE69412772T2 (de) Verfahren und Montagevorrichtung zum Montieren eines Bauelementes auf eine spezifische Position
DE69424982T2 (de) Verfahren und Vorrichtung zum Berechnen eines Fitnessindex
DE3852417D1 (de) Verfahren und Anordnung zur Ortung eines sich bewegenden Objektes.
DE69418908T2 (de) Verfahren und Gerät zum Informationsanschauen in einer Rechnerdatenbank
DE59410458D1 (de) Verfahren und Anordnung zur Uberprüfung eines Sicherheitsabdruckes
DE69208345D1 (de) Verfahren und Vorrichtung zur Sicherung eines Gleiskettengelenks
DE69425020T2 (de) Verfahren zum Erfassen eines Signales und Gerät zum Erfassen eines Signales
DE69423306T2 (de) Vorrichtung und Verfahren zur Auswahl eines Schriftensatzes
DE69510497T2 (de) Vorrichtung und Verfahren zur Halterung eines Computerbauelementes
DE69216950T2 (de) Entwicklungsvorrichtung und Verfahren zur Anordnung eines Tonerbegrenzungsteiles in einer Entwicklungsvorrichtung
DE69525190D1 (de) Verfahren und Gerät zur Ortung eines eingegrabenes Elementes
DE69419570T2 (de) Vorrichtung und Verfahren zum Nachweis einer Flüssigkeit und/oder einer Phasenveränderung
DE69230241T2 (de) Verfahren und Anordnung zur Negierung eines Multiplikationsoperanden
DE69434134D1 (de) Verfahren und Anordnung zur Rücksetzung eines gemeinsam genutzten Computer-Ausgabegerätes
DE69424387T2 (de) Verfahren und Gerät zum Modifizieren des Inhalts eines Registers
DE69211589D1 (de) Verfahren und Vorrichtung zum Heissmetallisieren eines Stahlbandes
DE69532095D1 (de) Gerät und Verfahren zum Detektieren eines Magnetfeldes
DE59209744D1 (de) Verfahren und Anordnung zur Detektion von kleinen Objekten in natürlicher Umgebung
DE69417168D1 (de) Verfahren zum Aufbringen eines Bauteiles auf einen bandförmigen Träger und Vorrichtung zum Aufbringen eines Bauteiles auf einen bandförmigen Träger
DE69419453D1 (de) Verfahren und Vorrichtung zum Einbau eines langterm Synthesefilters
DE59401797D1 (de) Verfahren zum Befestigen eines Gerätebauteiles
DE69210360D1 (de) Verfahren und Vorrichtung zur Delaminierung eines Laminats
DE4392651T1 (de) Verfahren und Anordnung zum Schaffen eines dreidimensionalen Effekts
DE69424579D1 (de) Verfahren und Montagevorrichtung zum Montieren eines Bauelements auf eine spezifische Position

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8327 Change in the person/name/address of the patent owner

Owner name: VIA-CYRIX, INC., RICHARDSON, TEX., US

R071 Expiry of right

Ref document number: 529755

Country of ref document: EP