DE69210176D1 - Angleichung der Taktphasen von doppelt vorhandenen Taktschaltungen - Google Patents

Angleichung der Taktphasen von doppelt vorhandenen Taktschaltungen

Info

Publication number
DE69210176D1
DE69210176D1 DE69210176T DE69210176T DE69210176D1 DE 69210176 D1 DE69210176 D1 DE 69210176D1 DE 69210176 T DE69210176 T DE 69210176T DE 69210176 T DE69210176 T DE 69210176T DE 69210176 D1 DE69210176 D1 DE 69210176D1
Authority
DE
Germany
Prior art keywords
clock
alignment
duplicate
circuits
phases
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69210176T
Other languages
English (en)
Other versions
DE69210176T2 (de
Inventor
Gary Joe Grimes
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
AT&T Corp
Original Assignee
AT&T Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by AT&T Corp filed Critical AT&T Corp
Application granted granted Critical
Publication of DE69210176D1 publication Critical patent/DE69210176D1/de
Publication of DE69210176T2 publication Critical patent/DE69210176T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/07—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop using several loops, e.g. for redundant clock signal generation
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/12—Synchronisation of different clock signals provided by a plurality of clock generators

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Information Transfer Systems (AREA)
  • Small-Scale Networks (AREA)
DE69210176T 1991-11-05 1992-10-30 Angleichung der Taktphasen von doppelt vorhandenen Taktschaltungen Expired - Fee Related DE69210176T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/788,077 US5239562A (en) 1991-11-05 1991-11-05 Matching the clock phase of duplicated clock circuits

Publications (2)

Publication Number Publication Date
DE69210176D1 true DE69210176D1 (de) 1996-05-30
DE69210176T2 DE69210176T2 (de) 1996-11-28

Family

ID=25143388

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69210176T Expired - Fee Related DE69210176T2 (de) 1991-11-05 1992-10-30 Angleichung der Taktphasen von doppelt vorhandenen Taktschaltungen

Country Status (5)

Country Link
US (1) US5239562A (de)
EP (1) EP0541301B1 (de)
JP (1) JP2562266B2 (de)
KR (1) KR930011419A (de)
DE (1) DE69210176T2 (de)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5347227A (en) * 1992-12-10 1994-09-13 At&T Bell Laboratories Clock phase adjustment between duplicated clock circuits
US5568474A (en) * 1995-01-30 1996-10-22 Tempo Research Corporation Ping-pong communication method and apparatus
DE10331092B4 (de) * 2003-07-09 2007-10-31 Rohde & Schwarz Gmbh & Co. Kg Anordnung zur Phasensynchronisation von mehreren zu einem Meßsystem zusammengefaßten elektronischen Meßgeräten
US7536666B1 (en) * 2004-11-19 2009-05-19 Xilinx, Inc. Integrated circuit and method of routing a clock signal in an integrated circuit
EP2775655B1 (de) * 2013-03-08 2020-10-28 Pro Design Electronic GmbH Verfahren zum Verteilen eines Taktsignals, Taktverteilungssystem und elektronisches System, umfassend ein Taktverteilungssystem

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3803568A (en) * 1973-04-06 1974-04-09 Gte Automatic Electric Lab Inc System clock for electronic communication systems
US4494211A (en) * 1982-11-24 1985-01-15 The United States Of America As Represented By The Secretary Of The Navy Balanced system for ranging and synchronization between satellite pairs
JPH06103880B2 (ja) * 1988-07-05 1994-12-14 シャープ株式会社 シリアルデータ通信装置
EP0389662B1 (de) * 1989-03-31 1993-11-03 Siemens Aktiengesellschaft Verfahren zum Synchronisieren der Phase von Taktsignalen zweier Taktgeneratoren in Kommunikationsnetzen
US5249206A (en) * 1989-08-11 1993-09-28 International Business Machines Corporation Fault-tolerant clock for multicomputer complex

Also Published As

Publication number Publication date
EP0541301B1 (de) 1996-04-24
EP0541301A1 (de) 1993-05-12
DE69210176T2 (de) 1996-11-28
US5239562A (en) 1993-08-24
JPH06291751A (ja) 1994-10-18
KR930011419A (ko) 1993-06-24
JP2562266B2 (ja) 1996-12-11

Similar Documents

Publication Publication Date Title
DE69227608D1 (de) Veränderliche Taktteilerschaltung
DE69322984D1 (de) Taktgenerator
DE69222870D1 (de) Mehrfach-resonanz oszillatorschaltungen
DE69102592D1 (de) Spannungsgesteuerte ausgeglichene Quarzoszillatorschaltung.
DE69429066D1 (de) Oszillatorschaltung
DE69224762D1 (de) Hochfrequenzmischschaltungen
DE69316157D1 (de) Phasensynchronisierungsschaltungen
DE69326742D1 (de) Oszillatorschaltung
DE69410973D1 (de) Oszillatorschaltung
DE69230337D1 (de) Taktrück gewinnung
DE69126767D1 (de) Oszillator-Schaltungen
DE69328920D1 (de) Taktphaseneinstellung zwischen verdoppelten Taktschaltungen
DE69424619D1 (de) Oszillatorschaltung
DE69210176D1 (de) Angleichung der Taktphasen von doppelt vorhandenen Taktschaltungen
DE69215008D1 (de) Entfernung von Spuren von Molybdenum
DE69128166D1 (de) Oszillatorschaltung
DE69212679D1 (de) Stopuhr
FR2647984B1 (fr) Circuit dephaseur ameliore
DK132992D0 (da) Helstoebt omslutningsstykke
FR2629641B1 (fr) Circuit dephaseur hyperfrequence
DE59107631D1 (de) Oszillatorschaltung
DE69128309D1 (de) Nichtlineare Preemphasis-Deemphasis-Schaltungen
FI935756A (fi) Paoskyndande av laekningen av en skada
DE69221399D1 (de) Frequenzvervielfacher
DE69416644D1 (de) Integrierte Oszillatorschaltungen

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee