DE69130717T2 - Maximalwahrscheinlichkeitssequenzdetektor - Google Patents
MaximalwahrscheinlichkeitssequenzdetektorInfo
- Publication number
- DE69130717T2 DE69130717T2 DE69130717T DE69130717T DE69130717T2 DE 69130717 T2 DE69130717 T2 DE 69130717T2 DE 69130717 T DE69130717 T DE 69130717T DE 69130717 T DE69130717 T DE 69130717T DE 69130717 T2 DE69130717 T2 DE 69130717T2
- Authority
- DE
- Germany
- Prior art keywords
- detector
- data sources
- partial path
- bits
- equaliser
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
- H04L25/03006—Arrangements for removing intersymbol interference
- H04L25/03178—Arrangements involving sequence estimation techniques
- H04L25/03184—Details concerning the metric
- H04L25/03197—Details concerning the metric methods of calculation involving metrics
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/37—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35
- H03M13/39—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes
- H03M13/41—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes using the Viterbi algorithm or Viterbi processors
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB9015854A GB2246272B (en) | 1990-07-19 | 1990-07-19 | Maximum likelihood sequence detector |
Publications (2)
Publication Number | Publication Date |
---|---|
DE69130717D1 DE69130717D1 (de) | 1999-02-18 |
DE69130717T2 true DE69130717T2 (de) | 1999-07-22 |
Family
ID=10679317
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE69130717T Expired - Fee Related DE69130717T2 (de) | 1990-07-19 | 1991-06-04 | Maximalwahrscheinlichkeitssequenzdetektor |
Country Status (5)
Country | Link |
---|---|
EP (1) | EP0467522B1 (de) |
AT (1) | ATE175538T1 (de) |
DE (1) | DE69130717T2 (de) |
ES (1) | ES2128308T3 (de) |
GB (1) | GB2246272B (de) |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5291499A (en) * | 1992-03-16 | 1994-03-01 | Cirrus Logic, Inc. | Method and apparatus for reduced-complexity viterbi-type sequence detectors |
GB2281179B (en) * | 1993-08-18 | 1998-03-11 | Roke Manor Research | Apparatus for use in equipment providing a digital radio link between a fixed and a mobile radio unit |
DE69429161T2 (de) * | 1993-11-29 | 2002-06-20 | Oki Electric Ind Co Ltd | Gerät zur schätzung analog entschiedener werte und eines höchstwahrscheinlichkeitssystems |
US5550870A (en) * | 1994-03-02 | 1996-08-27 | Lucent Technologies Inc. | Viterbi processor |
JP3203941B2 (ja) * | 1994-03-24 | 2001-09-04 | 松下電器産業株式会社 | ビタビ復号装置 |
US5717723A (en) * | 1994-08-17 | 1998-02-10 | Roke Manor Research Limited | Apparatus for use in equipment providing a digital radio link between a fixed radio unit and a mobile radio unit |
US6023492A (en) * | 1995-11-24 | 2000-02-08 | Telefonaktiebolaget Lm Ericsson | Method and apparatus for conditionally combining bit metrics in a communication system |
GB2309867A (en) * | 1996-01-30 | 1997-08-06 | Sony Corp | Reliability data in decoding apparatus |
KR100190291B1 (ko) * | 1996-07-30 | 1999-06-01 | 윤종용 | 비터비 디코더의 트레이스백 제어 장치 |
FI102230B (fi) * | 1997-02-28 | 1998-10-30 | Nokia Telecommunications Oy | Vastaanottomenetelmä ja vastaanotin |
US8788921B2 (en) * | 2011-10-27 | 2014-07-22 | Lsi Corporation | Detector with soft pruning |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3872432A (en) * | 1974-04-10 | 1975-03-18 | Itt | Synchronization circuit for a viterbi decoder |
DE3725655A1 (de) * | 1987-08-03 | 1989-02-16 | Ant Nachrichtentech | Verfahren zum auswerten von zweig- und pfadmetriken sowie anordnung |
FI82871C (fi) | 1989-05-17 | 1991-04-25 | Nokia Mobira Oy | Kretsanordning foer foerverkligande av en viterbi-algoritm. |
-
1990
- 1990-07-19 GB GB9015854A patent/GB2246272B/en not_active Expired - Fee Related
-
1991
- 1991-06-04 EP EP91305034A patent/EP0467522B1/de not_active Expired - Lifetime
- 1991-06-04 ES ES91305034T patent/ES2128308T3/es not_active Expired - Lifetime
- 1991-06-04 DE DE69130717T patent/DE69130717T2/de not_active Expired - Fee Related
- 1991-06-04 AT AT91305034T patent/ATE175538T1/de not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
GB2246272B (en) | 1994-09-14 |
GB9015854D0 (en) | 1990-09-05 |
ATE175538T1 (de) | 1999-01-15 |
EP0467522A3 (en) | 1993-10-27 |
EP0467522A2 (de) | 1992-01-22 |
GB2246272A (en) | 1992-01-22 |
DE69130717D1 (de) | 1999-02-18 |
ES2128308T3 (es) | 1999-05-16 |
EP0467522B1 (de) | 1999-01-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0771079A3 (de) | Datenübertragungsgerät | |
DE69130717D1 (de) | Maximalwahrscheinlichkeitssequenzdetektor | |
EP1135877B1 (de) | Turbo-Dekodierung mit Soft-Output Viterbi Dekoder | |
DE69739533D1 (de) | Dekodierer mit analogwertentscheidungen zur dekodierung von faltungscodewörtern | |
KR970004433A (ko) | 2개의 최상 복호 경로를 갖는 비터비 복호기 | |
US5905743A (en) | Apparatus, methods and computer program products for sequential maximum likelihood estimating communications signals using whitening path metrics | |
EP1231747A3 (de) | Verfahren und Einrichtung zur Folgeschätzung | |
FR2669445B1 (fr) | Dispositif prevu pour le traitement de l'algorithme de viterbi comprenant un processeur et un operateur specialise. | |
US7277506B1 (en) | Maximum likelihood sequence estimator which computes branch metrics in real time | |
KR100336246B1 (ko) | 디지탈프로세서및코-프로세서를구비한집적회로 | |
ATE268517T1 (de) | Optimierter turbo-decodierer | |
US7353450B2 (en) | Block processing in a maximum a posteriori processor for reduced power consumption | |
US6529557B1 (en) | Add-compare selection circuit | |
JP3252776B2 (ja) | 軟出力復号装置 | |
JP2591332B2 (ja) | 誤り訂正復号装置 | |
KR0169777B1 (ko) | 고속 비터비 복호기의 구현을 위한 정규화 방법 및 장치 | |
KR100633484B1 (ko) | 래딕스-4 병렬 비터비 디코딩 장치 및 그 방법 | |
KR0185925B1 (ko) | 비터비알고리즘에 흔적삭제방법을 이용하는 복호화방법 및 그 장치 | |
JPS62159922A (ja) | 誤り訂正符号化復号化装置 | |
KR960003095B1 (ko) | 디.에스.피(DSP)를 이용한 비터 비(Viterbi) 복호기 | |
Vityaev et al. | Improved estimates of Viterbi detector path metric differences | |
KR19980039924A (ko) | 비터비 디코더 | |
JPH0730437A (ja) | 系列推定装置 | |
Todd et al. | Computing maximum-likelihood bounds for Reed-Solomon codes over partial response channels | |
Yamada | Convolutional Codes |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8339 | Ceased/non-payment of the annual fee |