DE69030523D1 - Synchronisierung für Multiprozessorsystem - Google Patents

Synchronisierung für Multiprozessorsystem

Info

Publication number
DE69030523D1
DE69030523D1 DE69030523T DE69030523T DE69030523D1 DE 69030523 D1 DE69030523 D1 DE 69030523D1 DE 69030523 T DE69030523 T DE 69030523T DE 69030523 T DE69030523 T DE 69030523T DE 69030523 D1 DE69030523 D1 DE 69030523D1
Authority
DE
Germany
Prior art keywords
synchronization
multiprocessor system
multiprocessor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69030523T
Other languages
English (en)
Other versions
DE69030523T2 (de
Inventor
Munehiro Fukuda
Takashi Matsumoto
Takeo Nakada
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Application granted granted Critical
Publication of DE69030523D1 publication Critical patent/DE69030523D1/de
Publication of DE69030523T2 publication Critical patent/DE69030523T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F8/00—Arrangements for software engineering
    • G06F8/40—Transformation of program code
    • G06F8/41—Compilation
    • G06F8/45—Exploiting coarse grain parallelism in compilation, i.e. parallelism between groups of instructions
    • G06F8/458—Synchronisation, e.g. post-wait, barriers, locks
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/167—Interprocessor communication using a common memory, e.g. mailbox

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Multi Processors (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
DE69030523T 1989-03-13 1990-02-23 Synchronisierung für Multiprozessorsystem Expired - Lifetime DE69030523T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1057762A JPH0630094B2 (ja) 1989-03-13 1989-03-13 マルチプロセツサ・システム

Publications (2)

Publication Number Publication Date
DE69030523D1 true DE69030523D1 (de) 1997-05-28
DE69030523T2 DE69030523T2 (de) 1997-10-23

Family

ID=13064891

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69030523T Expired - Lifetime DE69030523T2 (de) 1989-03-13 1990-02-23 Synchronisierung für Multiprozessorsystem

Country Status (5)

Country Link
US (1) US5222229A (de)
EP (1) EP0388052B1 (de)
JP (1) JPH0630094B2 (de)
CA (1) CA2011503C (de)
DE (1) DE69030523T2 (de)

Families Citing this family (100)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5692139A (en) * 1988-01-11 1997-11-25 North American Philips Corporation, Signetics Div. VLIW processing device including improved memory for avoiding collisions without an excessive number of ports
ATE155264T1 (de) * 1988-02-02 1997-07-15 Thinking Machines Corp Verfahren und vorrichtung zur steuerung des betriebsgleichlaufes einer vielzahl von prozessoren
EP0353819B1 (de) * 1988-08-02 1997-04-09 Koninklijke Philips Electronics N.V. Verfahren und Vorrichtung für die Synchronisierung von parallelen Prozessoren unter Verwendung einer unscharf definierten Sperre
JP2779032B2 (ja) * 1990-01-23 1998-07-23 株式会社日立製作所 情報処理装置
JPH04152465A (ja) * 1990-10-16 1992-05-26 Fujitsu Ltd データ処理システム及びデータ処理方法
US5442772A (en) * 1991-03-29 1995-08-15 International Business Machines Corporation Common breakpoint in virtual time logic simulation for parallel processors
FR2685509B1 (fr) * 1991-12-23 1996-09-06 Sextant Avionique Dispositif de synchronisation entre plusieurs processeurs independants.
EP0550286A3 (en) * 1992-01-03 1993-11-03 Amdahl Corp 2-level multi-processor synchronization protocol
US5377325A (en) * 1992-04-21 1994-12-27 Acer Incorporated Bidirectional wait control between host module and slave module
US6951019B1 (en) * 1992-09-30 2005-09-27 Apple Computer, Inc. Execution control for processor tasks
GB2271251B (en) * 1992-10-01 1996-08-14 Digital Equipment Int Timer synchronisation system
JP3285629B2 (ja) * 1992-12-18 2002-05-27 富士通株式会社 同期処理方法及び同期処理装置
US5848283A (en) * 1993-01-29 1998-12-08 International Business Machines Corporation Method and system for efficient maintenance of data coherency in a multiprocessor system utilizing cache synchronization
US5526512A (en) * 1993-09-20 1996-06-11 International Business Machines Corporation Dynamic management of snoop granularity for a coherent asynchronous DMA cache
US5832253A (en) * 1993-12-06 1998-11-03 Cpu Technology, Inc. Multiprocessors system for selectively wire-oring a combination of signal lines and thereafter using one line to control the running or stalling of a selected processor
FI98770C (fi) * 1994-03-01 1997-08-11 Nokia Telecommunications Oy Hierarkkinen synkronointimenetelmä
TW353732B (en) * 1994-03-31 1999-03-01 Ibm Processing system and method of operation
US7167993B1 (en) * 1994-06-20 2007-01-23 Thomas C Douglass Thermal and power management for computer systems
JP2908739B2 (ja) * 1994-12-16 1999-06-21 インターナショナル・ビジネス・マシーンズ・コーポレイション 多重プロセッサ・システムにおけるｃｐｕのモニタリング・システム及び方法
JPH08194679A (ja) * 1995-01-19 1996-07-30 Texas Instr Japan Ltd ディジタル信号処理方法及び装置並びにメモリセル読出し方法
US5752264A (en) * 1995-03-31 1998-05-12 International Business Machines Corporation Computer architecture incorporating processor clusters and hierarchical cache memories
US5860108A (en) * 1995-04-26 1999-01-12 Nec Corporation Method and clustered multi-processor system for controlling a clock phase for clusters
JP3123413B2 (ja) * 1995-11-07 2001-01-09 株式会社日立製作所 コンピュータシステム
US5924128A (en) * 1996-06-20 1999-07-13 International Business Machines Corporation Pseudo zero cycle address generator and fast memory access
US5958019A (en) * 1996-07-01 1999-09-28 Sun Microsystems, Inc. Multiprocessing system configured to perform synchronization operations
US6067610A (en) * 1996-07-29 2000-05-23 Motorola, Inc. Method and data processor for synchronizing multiple masters using multi-bit synchronization indicators
US6636518B1 (en) * 1996-12-16 2003-10-21 Juniper Networks Synchronizing source-synchronous links in a switching device
US6182203B1 (en) * 1997-01-24 2001-01-30 Texas Instruments Incorporated Microprocessor
US6029204A (en) * 1997-03-13 2000-02-22 International Business Machines Corporation Precise synchronization mechanism for SMP system buses using tagged snoop operations to avoid retries
US6786420B1 (en) 1997-07-15 2004-09-07 Silverbrook Research Pty. Ltd. Data distribution mechanism in the form of ink dots on cards
US5997167A (en) * 1997-05-01 1999-12-07 Control Technology Corporation Programmable controller including diagnostic and simulation facilities
US6618117B2 (en) 1997-07-12 2003-09-09 Silverbrook Research Pty Ltd Image sensing apparatus including a microcontroller
US7551201B2 (en) 1997-07-15 2009-06-23 Silverbrook Research Pty Ltd Image capture and processing device for a print on demand digital camera system
US6624848B1 (en) 1997-07-15 2003-09-23 Silverbrook Research Pty Ltd Cascading image modification using multiple digital cameras incorporating image processing
US7110024B1 (en) 1997-07-15 2006-09-19 Silverbrook Research Pty Ltd Digital camera system having motion deblurring means
US6879341B1 (en) 1997-07-15 2005-04-12 Silverbrook Research Pty Ltd Digital camera system containing a VLIW vector processor
US6690419B1 (en) 1997-07-15 2004-02-10 Silverbrook Research Pty Ltd Utilising eye detection methods for image processing in a digital image camera
US6055660A (en) * 1997-10-02 2000-04-25 International Business Machines Corporation Method for identifying SMP bus transfer errors
US6314495B1 (en) * 1998-01-07 2001-11-06 International Business Machines Corporation Method and apparatus for executing multiply-initiated, multiply-sourced variable delay system bus operations
US6128705A (en) * 1998-01-07 2000-10-03 International Business Machines Corporation Method and apparatus for executing multiply-initiated, multiply-sourced variable delay system bus operations
US6314493B1 (en) 1998-02-03 2001-11-06 International Business Machines Corporation Branch history cache
AUPP702098A0 (en) 1998-11-09 1998-12-03 Silverbrook Research Pty Ltd Image creation method and apparatus (ART73)
US6223228B1 (en) * 1998-09-17 2001-04-24 Bull Hn Information Systems Inc. Apparatus for synchronizing multiple processors in a data processing system
AUPQ056099A0 (en) 1999-05-25 1999-06-17 Silverbrook Research Pty Ltd A method and apparatus (pprint01)
JP3504240B2 (ja) * 2000-07-24 2004-03-08 株式会社ソニー・コンピュータエンタテインメント 画像処理システム、デバイス、方法及びコンピュータプログラム
US7530070B1 (en) * 2000-08-10 2009-05-05 Agere Systems Inc. Dynamically configurable architecture for mixed data processing
EP1398700A1 (de) * 2002-09-12 2004-03-17 Siemens Aktiengesellschaft Verfahren und Schaltungsanordnung zur Synchronisation redundanter Verarbeitungseinheiten
US7493417B2 (en) 2002-12-12 2009-02-17 International Business Machines Corporation Method and data processing system for microprocessor communication using a processor interconnect in a multi-processor system
US7356568B2 (en) 2002-12-12 2008-04-08 International Business Machines Corporation Method, processing unit and data processing system for microprocessor communication in a multi-processor system
US7359932B2 (en) 2002-12-12 2008-04-15 International Business Machines Corporation Method and data processing system for microprocessor communication in a cluster-based multi-processor system
US7360067B2 (en) 2002-12-12 2008-04-15 International Business Machines Corporation Method and data processing system for microprocessor communication in a cluster-based multi-processor wireless network
US7467326B2 (en) * 2003-02-28 2008-12-16 Maxwell Technologies, Inc. Self-correcting computer
US7778814B2 (en) * 2004-03-30 2010-08-17 Siemens Aktiengesellschaft Method and device for simulating an automation system
US7734801B2 (en) * 2004-05-20 2010-06-08 Intel Corporation Method and apparatus for acquiring internet real-time media channels in a private network
US20060095591A1 (en) * 2004-09-24 2006-05-04 Kelly Edmund J Accurate global timing in a computer cluster
JPWO2006046482A1 (ja) * 2004-10-27 2008-05-22 松下電器産業株式会社 マルチプロセッサシステム、同期制御装置及び同期制御方法
US7516309B2 (en) * 2005-06-03 2009-04-07 International Business Machines Corporation Method and apparatus for conditional memory ordering
US20080005357A1 (en) * 2006-06-30 2008-01-03 Microsoft Corporation Synchronizing dataflow computations, particularly in multi-processor setting
GB0613289D0 (en) * 2006-07-04 2006-08-16 Imagination Tech Ltd Synchronisation of execution threads on a multi-threaded processor
US8014387B2 (en) * 2007-08-27 2011-09-06 International Business Machines Corporation Providing a fully non-blocking switch in a supernode of a multi-tiered full-graph interconnect architecture
US7840703B2 (en) * 2007-08-27 2010-11-23 International Business Machines Corporation System and method for dynamically supporting indirect routing within a multi-tiered full-graph interconnect architecture
US7793158B2 (en) * 2007-08-27 2010-09-07 International Business Machines Corporation Providing reliability of communication between supernodes of a multi-tiered full-graph interconnect architecture
US7769891B2 (en) * 2007-08-27 2010-08-03 International Business Machines Corporation System and method for providing multiple redundant direct routes between supernodes of a multi-tiered full-graph interconnect architecture
US7904590B2 (en) 2007-08-27 2011-03-08 International Business Machines Corporation Routing information through a data processing system implementing a multi-tiered full-graph interconnect architecture
US7769892B2 (en) 2007-08-27 2010-08-03 International Business Machines Corporation System and method for handling indirect routing of information between supernodes of a multi-tiered full-graph interconnect architecture
US8185896B2 (en) 2007-08-27 2012-05-22 International Business Machines Corporation Method for data processing using a multi-tiered full-graph interconnect architecture
US7809970B2 (en) * 2007-08-27 2010-10-05 International Business Machines Corporation System and method for providing a high-speed message passing interface for barrier operations in a multi-tiered full-graph interconnect architecture
US7822889B2 (en) * 2007-08-27 2010-10-26 International Business Machines Corporation Direct/indirect transmission of information using a multi-tiered full-graph interconnect architecture
US8108545B2 (en) 2007-08-27 2012-01-31 International Business Machines Corporation Packet coalescing in virtual channels of a data processing system in a multi-tiered full-graph interconnect architecture
US7958182B2 (en) 2007-08-27 2011-06-07 International Business Machines Corporation Providing full hardware support of collective operations in a multi-tiered full-graph interconnect architecture
US7958183B2 (en) 2007-08-27 2011-06-07 International Business Machines Corporation Performing collective operations using software setup and partial software execution at leaf nodes in a multi-tiered full-graph interconnect architecture
US8140731B2 (en) 2007-08-27 2012-03-20 International Business Machines Corporation System for data processing using a multi-tiered full-graph interconnect architecture
US8127300B2 (en) * 2007-08-28 2012-02-28 International Business Machines Corporation Hardware based dynamic load balancing of message passing interface tasks
US20090064166A1 (en) * 2007-08-28 2009-03-05 Arimilli Lakshminarayana B System and Method for Hardware Based Dynamic Load Balancing of Message Passing Interface Tasks
US8108876B2 (en) 2007-08-28 2012-01-31 International Business Machines Corporation Modifying an operation of one or more processors executing message passing interface tasks
US8234652B2 (en) * 2007-08-28 2012-07-31 International Business Machines Corporation Performing setup operations for receiving different amounts of data while processors are performing message passing interface tasks
US8312464B2 (en) * 2007-08-28 2012-11-13 International Business Machines Corporation Hardware based dynamic load balancing of message passing interface tasks by modifying tasks
US7827428B2 (en) 2007-08-31 2010-11-02 International Business Machines Corporation System for providing a cluster-wide system clock in a multi-tiered full-graph interconnect architecture
US7921316B2 (en) 2007-09-11 2011-04-05 International Business Machines Corporation Cluster-wide system clock in a multi-tiered full-graph interconnect architecture
DE102008004857B4 (de) 2008-01-17 2013-08-22 Entropic Communications, Inc. Verfahren zur Übertragung von Daten zwischen wenigstens zwei Taktdomänen
US7779148B2 (en) 2008-02-01 2010-08-17 International Business Machines Corporation Dynamic routing based on information of not responded active source requests quantity received in broadcast heartbeat signal and stored in local data structure for other processor chips
US20090198956A1 (en) * 2008-02-01 2009-08-06 Arimilli Lakshminarayana B System and Method for Data Processing Using a Low-Cost Two-Tier Full-Graph Interconnect Architecture
US8077602B2 (en) * 2008-02-01 2011-12-13 International Business Machines Corporation Performing dynamic request routing based on broadcast queue depths
US20090307610A1 (en) * 2008-06-10 2009-12-10 Melonie Elizabeth Ryan Method for a plurality of users to be simultaneously matched to interact one on one in a live controlled environment
JP5347414B2 (ja) * 2008-10-03 2013-11-20 富士通株式会社 同期制御装置，情報処理装置及び同期管理方法
JP5250703B2 (ja) * 2009-01-23 2013-07-31 アルカテル−ルーセント リアルタイム分散型システムの同期方法およびデバイス
ES2357923B1 (es) * 2009-10-16 2012-03-12 Starlab Barcelona Sl Sistema de procesamiento de datos y dispositivo de computación.
US8417778B2 (en) * 2009-12-17 2013-04-09 International Business Machines Corporation Collective acceleration unit tree flow control and retransmit
JP5488697B2 (ja) * 2010-08-30 2014-05-14 富士通株式会社 マルチコアプロセッサシステム、同期制御方法、および同期制御プログラム
EP2721489B1 (de) * 2011-06-16 2015-09-23 Argyle Data, Inc. Virtuelle softwaremaschine zur beschleunigung von transaktionsdatenverarbeitung
JP6317365B2 (ja) 2012-12-06 2018-04-25 コーヒレント・ロジックス・インコーポレーテッド 同期命令を含む処理システム
JP7031349B2 (ja) * 2018-02-15 2022-03-08 日本電気株式会社 ノード
FR3091363B1 (fr) * 2018-12-27 2021-08-06 Kalray Système de synchronisation inter-processeurs configurable
US10454459B1 (en) 2019-01-14 2019-10-22 Quantum Machines Quantum controller with multiple pulse modes
US10505524B1 (en) * 2019-03-06 2019-12-10 Quantum Machines Synchronization in a quantum controller with modular and dynamic pulse generation and routing
US11164100B2 (en) 2019-05-02 2021-11-02 Quantum Machines Modular and dynamic digital control in a quantum controller
US10931267B1 (en) 2019-07-31 2021-02-23 Quantum Machines Frequency generation in a quantum controller
US10862465B1 (en) 2019-09-02 2020-12-08 Quantum Machines Quantum controller architecture
US11245390B2 (en) 2019-09-02 2022-02-08 Quantum Machines Software-defined pulse orchestration platform
US11043939B1 (en) 2020-08-05 2021-06-22 Quantum Machines Frequency management for quantum control

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4096571A (en) * 1976-09-08 1978-06-20 Codex Corporation System for resolving memory access conflicts among processors and minimizing processor waiting times for access to memory by comparing waiting times and breaking ties by an arbitrary priority ranking
US4395753A (en) * 1980-06-26 1983-07-26 Gte Automatic Electric Labs Inc. Allocation controller providing for access of multiple common resources by a plurality of central processing units
DE3273549D1 (en) * 1981-07-24 1986-11-06 Texas Instruments Inc Restructurable integrated circuit
US4556939A (en) * 1983-04-29 1985-12-03 Honeywell Inc. Apparatus for providing conflict-free highway access
US4698746A (en) * 1983-05-25 1987-10-06 Ramtek Corporation Multiprocessor communication method and apparatus
DE3486257T2 (de) * 1984-01-09 1994-04-21 Hitachi Ltd Synchrones dezentralisiertes Verarbeitungssystem.
JPH061464B2 (ja) * 1984-12-07 1994-01-05 株式会社日立製作所 マルチ・マイクロプロセツサ・モジユ−ル
JPS6227813A (ja) * 1985-07-29 1987-02-05 Hitachi Ltd 位相同期方式
US4785394A (en) * 1986-09-19 1988-11-15 Datapoint Corporation Fair arbitration technique for a split transaction bus in a multiprocessor computer system
DE3638947C2 (de) * 1986-11-14 1995-08-31 Bosch Gmbh Robert Verfahren zur Synchronisation von Rechnern eines Mehrrechnersystems und Mehrrechnersystem

Also Published As

Publication number Publication date
JPH0630094B2 (ja) 1994-04-20
DE69030523T2 (de) 1997-10-23
EP0388052B1 (de) 1997-04-23
JPH02238553A (ja) 1990-09-20
EP0388052A2 (de) 1990-09-19
US5222229A (en) 1993-06-22
CA2011503A1 (en) 1990-09-13
EP0388052A3 (de) 1992-04-22
CA2011503C (en) 1994-03-15

Similar Documents

Publication Publication Date Title
DE69030523T2 (de) Synchronisierung für Multiprozessorsystem
NO176897C (no) System for område-begrensning
DE3587284T2 (de) Fehlertolerante rahmensynchronisation für mehrprozessorsysteme.
DE69027253D1 (de) Multiprozessor-Cachespeichersystem
DE69127945T2 (de) Ablauffolgeplanungsmethode für Multiprozessorbetriebssystem
DE69030908D1 (de) Akustisch-digitales System
DE68925646D1 (de) Pipeline-multiprozessorsystem
NO914402L (no) Roer-haandteringssystem
NO921551L (no) Nytt opploesningssystem
AT400045B (de) Bezugsystem für gleisbaumaschinen
DE68926043D1 (de) Mehrprozessor-Computersystem
DE69032988T2 (de) Ausrichtungssystem
DE69022709D1 (de) Synchronisationsbefehl für Mehrprozessornetz.
DE69031164D1 (de) Zeitlich begrenztes zentrumsystem für dezentralisiertes datenbanksystem
DE69033482T2 (de) Steuerungssystem für Systembus
DE69031877D1 (de) Unterbrechungssteuerung für Mehrprozessorsystem
DE69133025T2 (de) Multiprozessorsystem
DE3855225T2 (de) Datenbanksystem für Bildkomposition
DE68926229D1 (de) Verbindungssystem für Bahnen
FI900011A0 (fi) Kolmoisvetoakselijärjestelmä
DE69126529T2 (de) Überwachungssystem für mekonium
DE69021596D1 (de) Annullierungssystem für Anforderungen.
FR2609196B1 (fr) Systeme multiprocesseur
EP0428938A3 (en) Multiprocessor system
KR910012822U (ko) Va 복합시스템

Legal Events

Date Code Title Description
8330 Complete disclaimer
8330 Complete disclaimer