DE69030169T2 - Hochleistungsaddierer mit Carry-Vorhersage - Google Patents

Hochleistungsaddierer mit Carry-Vorhersage

Info

Publication number
DE69030169T2
DE69030169T2 DE69030169T DE69030169T DE69030169T2 DE 69030169 T2 DE69030169 T2 DE 69030169T2 DE 69030169 T DE69030169 T DE 69030169T DE 69030169 T DE69030169 T DE 69030169T DE 69030169 T2 DE69030169 T2 DE 69030169T2
Authority
DE
Germany
Prior art keywords
high performance
carry prediction
performance adder
adder
prediction
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69030169T
Other languages
English (en)
Other versions
DE69030169D1 (de
Inventor
John H Zurawski
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Digital Equipment Corp
Original Assignee
Digital Equipment Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Digital Equipment Corp filed Critical Digital Equipment Corp
Application granted granted Critical
Publication of DE69030169D1 publication Critical patent/DE69030169D1/de
Publication of DE69030169T2 publication Critical patent/DE69030169T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
    • G06F7/506—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination with simultaneous carry generation for, or propagation over, two or more stages
    • G06F7/508—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination with simultaneous carry generation for, or propagation over, two or more stages using carry look-ahead circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Pure & Applied Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Computational Mathematics (AREA)
  • Computing Systems (AREA)
  • Mathematical Optimization (AREA)
  • General Engineering & Computer Science (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
  • Complex Calculations (AREA)
  • Advance Control (AREA)
DE69030169T 1990-01-09 1990-12-20 Hochleistungsaddierer mit Carry-Vorhersage Expired - Fee Related DE69030169T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/462,731 US5097436A (en) 1990-01-09 1990-01-09 High performance adder using carry predictions

Publications (2)

Publication Number Publication Date
DE69030169D1 DE69030169D1 (de) 1997-04-17
DE69030169T2 true DE69030169T2 (de) 1997-12-04

Family

ID=23837561

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69030169T Expired - Fee Related DE69030169T2 (de) 1990-01-09 1990-12-20 Hochleistungsaddierer mit Carry-Vorhersage

Country Status (6)

Country Link
US (1) US5097436A (de)
EP (1) EP0436905B1 (de)
JP (1) JPH04270415A (de)
KR (1) KR940004326B1 (de)
CA (1) CA2032435C (de)
DE (1) DE69030169T2 (de)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE69330363T2 (de) * 1992-03-31 2001-11-15 St Microelectronics Inc Parallelisierter Übertragvorgriffsaddierer
US5450560A (en) * 1992-12-21 1995-09-12 Motorola, Inc. Pointer for use with a buffer and method of operation
US5581497A (en) * 1994-10-17 1996-12-03 Intel Corporation Carry skip adder with enhanced grouping scheme
US5619442A (en) * 1995-04-07 1997-04-08 National Semiconductor Corporation Alternating polarity carry look ahead adder circuit
KR100197354B1 (ko) * 1995-06-28 1999-06-15 김영환 클럭 위상을 이용한 캐리증가 가산기
US5826074A (en) * 1996-11-22 1998-10-20 S3 Incorporated Extenstion of 32-bit architecture for 64-bit addressing with shared super-page register
US6549927B1 (en) * 1999-11-08 2003-04-15 International Business Machines Corporation Circuit and method for summing multiple binary vectors
US6877069B2 (en) * 2002-03-28 2005-04-05 International Business Machines Corporation History-based carry predictor for data cache address generation
US6941421B2 (en) * 2002-10-29 2005-09-06 International Business Machines Corporation Zero delay data cache effective address generation
JP2009301210A (ja) * 2008-06-11 2009-12-24 Tokyo Denki Univ Ｎ桁減算器ユニット、ｎ桁減算器モジュール、ｎ桁加算器ユニット及びｎ桁加算器モジュール
CN107766031B (zh) * 2017-11-14 2020-06-19 京东方科技集团股份有限公司 分段式除法器、分段式除法运算方法、以及电子设备

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US2879001A (en) * 1956-09-10 1959-03-24 Weinberger Arnold High-speed binary adder having simultaneous carry generation
US3023961A (en) * 1957-05-23 1962-03-06 Thompson Ramo Wooldridge Inc Apparatus for performing high speed division
GB1145676A (en) * 1966-09-28 1969-03-19 Nippon Electric Co High speed adder circuit
DE2007353C3 (de) * 1970-02-18 1973-11-29 Licentia Patent-Verwaltungs-Gmbh, 6000 Frankfurt Vierteiliges Addierwerk
US3987291A (en) * 1975-05-01 1976-10-19 International Business Machines Corporation Parallel digital arithmetic device having a variable number of independent arithmetic zones of variable width and location
US4084254A (en) * 1977-04-28 1978-04-11 International Business Machines Corporation Divider using carry save adder with nonperforming lookahead
US4380051A (en) * 1980-11-28 1983-04-12 Motorola, Inc. High speed digital divider having normalizing circuitry
US4503512A (en) * 1982-02-22 1985-03-05 Amdahl Corporation Cellular division circuit
US4525797A (en) * 1983-01-03 1985-06-25 Motorola, Inc. N-bit carry select adder circuit having only one full adder per bit
CA1231455A (en) * 1984-04-09 1988-01-12 Masayuki Ikeda Nonrestoring divider
JPS6149233A (ja) * 1984-08-17 1986-03-11 Nec Corp 高速デジタル加減算回路
JPS61166628A (ja) * 1985-01-18 1986-07-28 Hitachi Ltd 除算装置
US4858168A (en) * 1988-02-16 1989-08-15 American Telephone And Telegraph Company Carry look-ahead technique having a reduced number of logic levels
JPH01311321A (ja) * 1988-06-10 1989-12-15 Nec Corp 加算器

Also Published As

Publication number Publication date
US5097436A (en) 1992-03-17
KR940004326B1 (ko) 1994-05-19
EP0436905B1 (de) 1997-03-12
EP0436905A2 (de) 1991-07-17
CA2032435C (en) 1994-06-28
KR910014801A (ko) 1991-08-31
CA2032435A1 (en) 1991-07-10
DE69030169D1 (de) 1997-04-17
EP0436905A3 (en) 1991-11-06
JPH04270415A (ja) 1992-09-25

Similar Documents

Publication Publication Date Title
DE69122296T2 (de) Raumfeldleistungsaddierer
FI98963B (fi) Kannettava tietokone
EP0463973A3 (en) Branch prediction in high performance processor
LV10615A (lv) Pretsenisu triazola savienojumi
DE69121754T2 (de) Kühlmittel
DE69330841T2 (de) Hochleistungsperipherieschnittstelle
DE69129565T2 (de) Hochleistungsfähiger Emulator mit Pipelining
DK0473359T3 (da) Kølepumpe
DE69030169D1 (de) Hochleistungsaddierer mit Carry-Vorhersage
DE69032755D1 (de) Digitaler Addierer/Akkumulator
DE69125761T2 (de) Übertragvorgriffsaddierer
DE69026414T2 (de) Binäres Addiergerät
DE59010655D1 (de) Paralleladdierwerk
DE69423694T2 (de) Volladdiererschaltung
DE69330363T2 (de) Parallelisierter Übertragvorgriffsaddierer
DE69028825T2 (de) Elektro-optischer Volladdierer
ATA105990A (de) Verkleidung
DE69119255D1 (de) Magnetrone
KR920009424U (ko) 무한궤도용 슈
KR930001637U (ko) 반가산기 회로
GB9023832D0 (en) Computer performance predictor
KR950020603U (ko) 엔피티엘 전가산기 응용회로
NO176373C (no) Undervannsvåpen
SE9003908D0 (sv) Skaldjurtorn
KR900007194U (ko) 전가산기회로

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee