DE69022878T2 - Verfahren eingebauter Fensterabtastung für einen Datensynchronisierer. - Google Patents

Verfahren eingebauter Fensterabtastung für einen Datensynchronisierer.

Info

Publication number
DE69022878T2
DE69022878T2 DE69022878T DE69022878T DE69022878T2 DE 69022878 T2 DE69022878 T2 DE 69022878T2 DE 69022878 T DE69022878 T DE 69022878T DE 69022878 T DE69022878 T DE 69022878T DE 69022878 T2 DE69022878 T2 DE 69022878T2
Authority
DE
Germany
Prior art keywords
built
data synchronizer
window scanning
scanning
window
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69022878T
Other languages
English (en)
Other versions
DE69022878D1 (de
Inventor
Patrick A Tucci
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
National Semiconductor Corp
Original Assignee
National Semiconductor Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by National Semiconductor Corp filed Critical National Semiconductor Corp
Application granted granted Critical
Publication of DE69022878D1 publication Critical patent/DE69022878D1/de
Publication of DE69022878T2 publication Critical patent/DE69022878T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
    • H03L7/0891—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H04L7/0337—Selecting between two or more discretely delayed clocks or selecting between two or more discretely delayed received code signals
    • H04L7/0338—Selecting between two or more discretely delayed clocks or selecting between two or more discretely delayed received code signals the correction of the phase error being performed by a feed forward loop
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/0079—Receiver details
    • H04L7/0087—Preprocessing of received signal for synchronisation, e.g. by code conversion, pulse generation or edge detection
DE69022878T 1989-05-19 1990-05-11 Verfahren eingebauter Fensterabtastung für einen Datensynchronisierer. Expired - Fee Related DE69022878T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/354,058 US5097489A (en) 1989-05-19 1989-05-19 Method for incorporating window strobe in a data synchronizer

Publications (2)

Publication Number Publication Date
DE69022878D1 DE69022878D1 (de) 1995-11-16
DE69022878T2 true DE69022878T2 (de) 1996-05-30

Family

ID=23391720

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69022878T Expired - Fee Related DE69022878T2 (de) 1989-05-19 1990-05-11 Verfahren eingebauter Fensterabtastung für einen Datensynchronisierer.

Country Status (5)

Country Link
US (1) US5097489A (de)
EP (1) EP0398174B1 (de)
JP (1) JP3017247B2 (de)
KR (1) KR900018847A (de)
DE (1) DE69022878T2 (de)

Families Citing this family (46)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6570944B2 (en) 2001-06-25 2003-05-27 Rambus Inc. Apparatus for data recovery in a synchronous chip-to-chip system
US5278702A (en) * 1991-04-12 1994-01-11 Western Digital Corporation Data synchronizer with symmetric window generation
US5341405A (en) * 1991-06-11 1994-08-23 Digital Equipment Corporation Data recovery apparatus and methods
US5412691A (en) * 1991-06-28 1995-05-02 Digital Equipment Corporation Method and apparatus for equalization for transmission over a band-limited channel
US5271040A (en) * 1991-12-20 1993-12-14 Vlsi Technology, Inc. Phase detector circuit
US5272730A (en) * 1991-12-20 1993-12-21 Vlsi Technology, Inc. Digital phase-locked loop filter
US5408473A (en) * 1992-03-03 1995-04-18 Digital Equipment Corporation Method and apparatus for transmission of communication signals over two parallel channels
US5285483A (en) * 1992-04-07 1994-02-08 Seiko Epson Corporation Phase synchronization circuit
US5317202A (en) * 1992-05-28 1994-05-31 Intel Corporation Delay line loop for 1X on-chip clock generation with zero skew and 50% duty cycle
US5374860A (en) * 1993-01-15 1994-12-20 National Semiconductor Corporation Multi-tap digital delay line
US5436937A (en) * 1993-02-01 1995-07-25 Motorola, Inc. Multi-mode digital phase lock loop
US5438288A (en) * 1993-05-28 1995-08-01 National Semiconductor Corporation High differential output impedance setter
US5444414A (en) * 1993-05-28 1995-08-22 National Semiconductor Corporation Low voltage filter transconductance cell
US5699387A (en) * 1993-06-23 1997-12-16 Ati Technologies Inc. Phase offset cancellation technique for reducing low frequency jitters
IL106363A (en) * 1993-07-15 1997-02-18 Scitex Corp Ltd Apparatus and method for data communication between two asynchronous busses
US5488289A (en) * 1993-11-18 1996-01-30 National Semiconductor Corp. Voltage to current converter having feedback for providing an exponential current output
US5828250A (en) * 1994-09-06 1998-10-27 Intel Corporation Differential delay line clock generator with feedback phase control
US5463351A (en) * 1994-09-29 1995-10-31 Motorola, Inc. Nested digital phase lock loop
US5486783A (en) * 1994-10-31 1996-01-23 At&T Corp. Method and apparatus for providing clock de-skewing on an integrated circuit board
US5522866A (en) * 1994-11-01 1996-06-04 Intermedics, Inc. Method and apparatus for improving the resolution of pulse position modulated communications between an implantable medical device and an external medical device
US5635934A (en) * 1995-03-07 1997-06-03 National Semiconductor Corporation Digital read channel utilizing analog-to-digital converter with offset reduction
US5546433A (en) * 1995-03-21 1996-08-13 National Semiconductor Corporation Digital phase lock loop having frequency offset cancellation circuitry
JP2993559B2 (ja) * 1997-03-31 1999-12-20 日本電気株式会社 位相同期回路
US6002280A (en) * 1997-04-24 1999-12-14 Mitsubishi Semiconductor America, Inc. Adaptable output phase delay compensation circuit and method thereof
US5978425A (en) * 1997-05-23 1999-11-02 Hitachi Micro Systems, Inc. Hybrid phase-locked loop employing analog and digital loop filters
JPH10325854A (ja) * 1997-05-26 1998-12-08 Sony Corp 半導体装置
US6292903B1 (en) * 1997-07-09 2001-09-18 International Business Machines Corporation Smart memory interface
US6067594A (en) * 1997-09-26 2000-05-23 Rambus, Inc. High frequency bus system
US5977805A (en) * 1998-01-21 1999-11-02 Atmel Corporation Frequency synthesis circuit tuned by digital words
JPH11220385A (ja) * 1998-02-02 1999-08-10 Mitsubishi Electric Corp クロック信号生成回路及びデータ信号生成回路
US6839393B1 (en) 1999-07-14 2005-01-04 Rambus Inc. Apparatus and method for controlling a master/slave system via master device synchronization
US6643787B1 (en) 1999-10-19 2003-11-04 Rambus Inc. Bus system optimization
US6646953B1 (en) * 2000-07-06 2003-11-11 Rambus Inc. Single-clock, strobeless signaling system
US7187721B1 (en) * 2000-02-09 2007-03-06 Rambus Inc. Transition-time control in a high-speed data transmitter
US6535043B2 (en) * 2000-05-26 2003-03-18 Lattice Semiconductor Corp Clock signal selection system, method of generating a clock signal and programmable clock manager including same
US6590427B2 (en) 2001-01-03 2003-07-08 Seagate Technology Llc Phase frequency detector circuit having reduced dead band
US8391039B2 (en) * 2001-04-24 2013-03-05 Rambus Inc. Memory module with termination component
US6675272B2 (en) 2001-04-24 2004-01-06 Rambus Inc. Method and apparatus for coordinating memory operations among diversely-located memory components
US20020184577A1 (en) * 2001-05-29 2002-12-05 James Chow Precision closed loop delay line for wide frequency data recovery
US6873195B2 (en) * 2001-08-22 2005-03-29 Bigband Networks Bas, Inc. Compensating for differences between clock signals
WO2003036850A1 (en) 2001-10-22 2003-05-01 Rambus Inc. Phase adjustment apparatus and method for a memory device signaling system
US7469026B2 (en) * 2002-03-07 2008-12-23 The Aerospace Corporation Random walk filter timing recovery loop
DE10330593B4 (de) * 2003-07-07 2010-11-04 Qimonda Ag Integrierter Taktversorgungsbaustein für ein Speichermodul, Speichermodul, welches den integrierten Taktversorgungsbaustein umfasst, sowie Verfahren zum Betreiben des Speichermoduls unter Testbedingungen
US7301831B2 (en) * 2004-09-15 2007-11-27 Rambus Inc. Memory systems with variable delays for write data signals
US7543090B2 (en) * 2007-01-29 2009-06-02 Via Technologies, Inc. Double-pumped/quad-pumped variation mechanism for source synchronous strobe lockout
KR100894486B1 (ko) * 2007-11-02 2009-04-22 주식회사 하이닉스반도체 디지털 필터, 클록 데이터 복구 회로 및 그 동작방법, 반도체 메모리 장치 및 그의 동작방법

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3810234A (en) * 1972-08-21 1974-05-07 Memorex Corp Data recovery circuit
US4580100A (en) * 1982-12-17 1986-04-01 Tokyo Shibaura Denki Kabushiki Kaisha 72 Phase locked loop clock recovery circuit for data reproducing apparatus
US4617679A (en) * 1983-09-20 1986-10-14 Nec Electronics U.S.A., Inc. Digital phase lock loop circuit
CA1297171C (en) * 1986-04-01 1992-03-10 Samuel Howard Gailbreath Jr. Digital phase lock loop
US4680780A (en) * 1986-05-01 1987-07-14 Tektronix, Inc. Clock recovery digital phase-locked loop
US4949325A (en) * 1987-03-18 1990-08-14 Hitachi, Ltd. Method and associated apparatus and medium for optical recording and reproducing information
US4750193A (en) * 1987-04-20 1988-06-07 International Business Machines Corporation Phase-locked data detector
US4814726A (en) * 1987-08-17 1989-03-21 National Semiconductor Corporation Digital phase comparator/charge pump with zero deadband and minimum offset

Also Published As

Publication number Publication date
JPH03162777A (ja) 1991-07-12
EP0398174A3 (de) 1991-09-04
DE69022878D1 (de) 1995-11-16
EP0398174B1 (de) 1995-10-11
JP3017247B2 (ja) 2000-03-06
US5097489A (en) 1992-03-17
EP0398174A2 (de) 1990-11-22
KR900018847A (ko) 1990-12-22

Similar Documents

Publication Publication Date Title
DE69022878T2 (de) Verfahren eingebauter Fensterabtastung für einen Datensynchronisierer.
DE3768908D1 (de) Verfahren zur optischen informationsaufzeichnung.
DE68914716D1 (de) Verarbeitungsverfahren für Datensignale.
DE69032366D1 (de) Datenübertragungsverfahren
DE69127224D1 (de) Verfahren zum Aufzeichnen von kodierten Bewegtbilddaten
DE69019669D1 (de) Informationssystem für Bilddaten.
DE3852237D1 (de) Verfahren zur eingabe der profildaten.
DE69003513T2 (de) Verfahren zur Bohrlochkomplettierung.
DE59010368D1 (de) Empfänger für zeitvariant verzerrte Datensignale
DE69104721T2 (de) Verfahren und anordnung für datensynchronisierung.
DE69029248D1 (de) Datensynchronisierungspuffer
DK0396403T3 (da) Datastrøm-frame-synkronisering
DE68909461D1 (de) Verfahren zur seismischen datenverarbeitung.
DE69127509T2 (de) Datenaufzeichnungsverfahren
DE3485824D1 (de) Verfahren zur datenkompression.
DE58904087D1 (de) Verfahren zum interpolieren von positionsmesssignalen.
DE59108928D1 (de) Verfahren zur Datenübertragung
DE58901428D1 (de) Verfahren zur signalauswertung fuer einen faserkreisel.
DE3854230D1 (de) Datenvorbereitungsverfahren für numerisches steuerverfahren.
DE3875078D1 (de) Verfahren zum biegen metallischer gegenstaende.
DE3888133T2 (de) Datenmustersynchronisiereinrichtung.
DE69128395D1 (de) Datenaufzeichnungsverfahren
DE59105069D1 (de) Verfahren zum Übertragen von zeitdiskreten Informationen.
DE69023106D1 (de) Kenndatenauswahlverfahren für Datenverarbeitungssystem.
DE69130634D1 (de) Berechnungsverfahren für Gleitkommadaten

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee