DE68927398D1 - Digitale Divisionsschaltung mit einem N/2-Bit-Subtrahierer für N-Subtraktionen - Google Patents
Digitale Divisionsschaltung mit einem N/2-Bit-Subtrahierer für N-SubtraktionenInfo
- Publication number
- DE68927398D1 DE68927398D1 DE68927398T DE68927398T DE68927398D1 DE 68927398 D1 DE68927398 D1 DE 68927398D1 DE 68927398 T DE68927398 T DE 68927398T DE 68927398 T DE68927398 T DE 68927398T DE 68927398 D1 DE68927398 D1 DE 68927398D1
- Authority
- DE
- Germany
- Prior art keywords
- subtractions
- division circuit
- bit subtractor
- digital division
- subtractor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/52—Multiplying; Dividing
- G06F7/535—Dividing only
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F2207/535—Indexing scheme relating to groups G06F7/535 - G06F7/5375
- G06F2207/5353—Restoring division
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/499—Denomination or exception handling, e.g. rounding or overflow
- G06F7/49936—Normalisation mentioned as feature only
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computational Mathematics (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Analogue/Digital Conversion (AREA)
- Complex Calculations (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP21388488 | 1988-08-29 |
Publications (2)
Publication Number | Publication Date |
---|---|
DE68927398D1 true DE68927398D1 (de) | 1996-12-05 |
DE68927398T2 DE68927398T2 (de) | 1997-05-28 |
Family
ID=16646613
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE68927398T Expired - Fee Related DE68927398T2 (de) | 1988-08-29 | 1989-08-29 | Digitale Divisionsschaltung mit einem N/2-Bit-Subtrahierer für N-Subtraktionen |
Country Status (3)
Country | Link |
---|---|
US (1) | US5027309A (de) |
EP (1) | EP0356996B1 (de) |
DE (1) | DE68927398T2 (de) |
Families Citing this family (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04283831A (ja) * | 1991-03-13 | 1992-10-08 | Fujitsu Ltd | 除算器 |
US5208769A (en) * | 1991-09-19 | 1993-05-04 | Zilog, Inc. | Unsigned integer multiply/divide circuit |
US5311460A (en) * | 1992-12-31 | 1994-05-10 | Cirrus Logic, Inc. | Method and apparatus for performing high speed divide operations |
JPH0721012A (ja) * | 1993-07-02 | 1995-01-24 | Fujitsu Ltd | 割り算器 |
US5644524A (en) * | 1993-11-30 | 1997-07-01 | Texas Instruments Incorporated | Iterative division apparatus, system and method employing left most one's detection and left most one's detection with exclusive or |
US5493523A (en) * | 1993-12-15 | 1996-02-20 | Silicon Graphics, Inc. | Mechanism and method for integer divide involving pre-alignment of the divisor relative to the dividend |
US5517439A (en) * | 1994-02-14 | 1996-05-14 | Matsushita Electric Industrial Co., Ltd. | Arithmetic unit for executing division |
US5754460A (en) * | 1995-05-26 | 1998-05-19 | National Semiconductor Corporation | Method for performing signed division |
US6317771B1 (en) * | 1998-01-15 | 2001-11-13 | Altera Corporation | Method and apparatus for performing digital division |
US6125380A (en) * | 1998-04-13 | 2000-09-26 | Winbond Electronics Corporation | Dividing method |
JP4858794B2 (ja) * | 2009-12-02 | 2012-01-18 | 日本電気株式会社 | 浮動小数点除算器、及びそれを用いた情報処理装置 |
US9377996B2 (en) | 2012-07-27 | 2016-06-28 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Parameterized digital divider |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4414692A (en) * | 1982-06-07 | 1983-11-15 | Elmer Little & Sons, Inc. | Drinking glove |
JPS60101640A (ja) * | 1983-11-07 | 1985-06-05 | Hitachi Ltd | 10進除算装置 |
US4817048A (en) * | 1986-08-11 | 1989-03-28 | Amdahl Corporation | Divider with quotient digit prediction |
-
1989
- 1989-08-29 DE DE68927398T patent/DE68927398T2/de not_active Expired - Fee Related
- 1989-08-29 US US07/400,135 patent/US5027309A/en not_active Expired - Lifetime
- 1989-08-29 EP EP89115928A patent/EP0356996B1/de not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
EP0356996A2 (de) | 1990-03-07 |
DE68927398T2 (de) | 1997-05-28 |
US5027309A (en) | 1991-06-25 |
EP0356996B1 (de) | 1996-10-30 |
EP0356996A3 (de) | 1992-05-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE3766179D1 (de) | Digitale heterodynschaltung mit pipeline-struktur. | |
BE890839A (nl) | Digitale telecommunicatieschakelingen | |
EP0136834A3 (en) | A digital circuit performing an arithmetic operation with an overflow | |
BR8400810A (pt) | Controler digital | |
DE3788968D1 (de) | Digitale Effektschaltung für Videoschalter. | |
DE3585564D1 (de) | Digitale schaltung mit mesfets. | |
FR2534045B1 (fr) | Circuit additionneur numerique | |
IT1167616B (it) | Ricevitore digitale | |
DK466181A (da) | Digitalt liniekredsloeb | |
DE68927398D1 (de) | Digitale Divisionsschaltung mit einem N/2-Bit-Subtrahierer für N-Subtraktionen | |
DK165386A (da) | Digitale faselaasede kredse | |
DE3484302D1 (de) | Digitalcomputeranordnung. | |
IT1142856B (it) | Generatore di simboli digitale con controllo di errore di simbolo | |
DE3584601D1 (de) | Digitale konferenzschaltung. | |
GB1548842A (en) | General purpose digital computer systems | |
JPS5313851A (en) | Digital linear system | |
GB2149160B (en) | Digital code detector circuit with priority | |
GB2141829B (en) | Digital circuit testing arrangement | |
GB1552086A (en) | Digital data-processing system | |
DE3463419D1 (en) | Binary digital processor | |
NL192143B (nl) | Digitale signaalverwerkingskring. | |
BE896037A (fr) | Circuit de conference numerique | |
IT1224118B (it) | Pronosticatore digitale | |
JPS576941A (en) | Digital comparator circuit | |
BR7603913A (pt) | Wattimetro digital eletronico com disjuntor eletronico automatico |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8327 | Change in the person/name/address of the patent owner |
Owner name: NEC ELECTRONICS CORP., KAWASAKI, KANAGAWA, JP |
|
8339 | Ceased/non-payment of the annual fee |