DE68925772D1 - In einem Mikrocomputersystem benutzter Programm-Daten-Speicher - Google Patents
In einem Mikrocomputersystem benutzter Programm-Daten-SpeicherInfo
- Publication number
- DE68925772D1 DE68925772D1 DE68925772T DE68925772T DE68925772D1 DE 68925772 D1 DE68925772 D1 DE 68925772D1 DE 68925772 T DE68925772 T DE 68925772T DE 68925772 T DE68925772 T DE 68925772T DE 68925772 D1 DE68925772 D1 DE 68925772D1
- Authority
- DE
- Germany
- Prior art keywords
- data memory
- program data
- memory used
- microcomputer system
- microcomputer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
- G06F12/0638—Combination of memories, e.g. ROM and RAM such as to permit replacement or supplementing of words in one module by words in another module
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/005—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor comprising combined but independently operative RAM-ROM, RAM-PROM, RAM-EPROM cells
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/04—Arrangements for selecting an address in a digital store using a sequential addressing device, e.g. shift register, counter
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/10—Decoders
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Memory System (AREA)
- Executing Machine-Instructions (AREA)
- Advance Control (AREA)
- Bus Control (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP63244945A JPH0776940B2 (ja) | 1988-01-31 | 1988-09-29 | マイクロコンピュータ装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
DE68925772D1 true DE68925772D1 (de) | 1996-04-04 |
DE68925772T2 DE68925772T2 (de) | 1996-10-10 |
Family
ID=17126298
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE68925772T Expired - Fee Related DE68925772T2 (de) | 1988-09-29 | 1989-09-29 | In einem Mikrocomputersystem benutzter Programm-Daten-Speicher |
Country Status (3)
Country | Link |
---|---|
US (1) | US5051890A (de) |
EP (1) | EP0361497B1 (de) |
DE (1) | DE68925772T2 (de) |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2778222B2 (ja) * | 1990-08-15 | 1998-07-23 | 日本電気株式会社 | 半導体集積回路装置 |
KR940015838A (ko) * | 1992-12-31 | 1994-07-21 | 윤종용 | 메모리 맵 방식의 인터페이스 장치 |
US5596756A (en) * | 1994-07-13 | 1997-01-21 | Advanced Micro Devices, Inc. | Sub-bus activity detection technique for power management within a computer system |
US5764907A (en) * | 1994-10-17 | 1998-06-09 | Chrysler Corporation | Computer to microcomputer interface |
US5734927A (en) * | 1995-06-08 | 1998-03-31 | Texas Instruments Incorporated | System having registers for receiving data, registers for transmitting data, both at a different clock rate, and control circuitry for shifting the different clock rates |
US5841996A (en) * | 1995-10-13 | 1998-11-24 | Microchip Technology Incorporated | Serial communication interface system having programmable microcontroller for use in a battery pack |
US5949997A (en) * | 1997-01-03 | 1999-09-07 | Ncr Corporation | Method and apparatus for programming a microprocessor using an address decode circuit |
US6078985A (en) | 1997-04-23 | 2000-06-20 | Micron Technology, Inc. | Memory system having flexible addressing and method using tag and data bus communication |
KR20050059081A (ko) * | 2002-08-29 | 2005-06-17 | 코닌클리즈케 필립스 일렉트로닉스 엔.브이. | 재구성가능 전자 장치 |
US7902882B2 (en) * | 2008-12-29 | 2011-03-08 | Daniele Vimercati | Apparatus including a follower output buffer having an output impedance that adapts to a transmission line impedance |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4120048A (en) * | 1977-12-27 | 1978-10-10 | Rockwell International Corporation | Memory with simultaneous sequential and random address modes |
JPS5557951A (en) * | 1978-10-24 | 1980-04-30 | Toshiba Corp | Read control system of control memory unit |
US4509142A (en) * | 1982-12-15 | 1985-04-02 | Texas Instruments Incorporated | Semiconductor memory device with pipeline access |
GB2138978A (en) * | 1983-03-19 | 1984-10-31 | Fabri Tek International Bv | Digital computer memory |
JPS6072020A (ja) * | 1983-09-29 | 1985-04-24 | Nec Corp | デュアルポ−トメモリ回路 |
JPH0795395B2 (ja) * | 1984-02-13 | 1995-10-11 | 株式会社日立製作所 | 半導体集積回路 |
JPS60211692A (ja) * | 1984-04-06 | 1985-10-24 | Hitachi Ltd | 半導体記憶装置 |
JPS6167154A (ja) * | 1984-09-11 | 1986-04-07 | Fujitsu Ltd | 半導体記憶装置 |
US4636986B1 (en) * | 1985-01-22 | 1999-12-07 | Texas Instruments Inc | Separately addressable memory arrays in a multiple array semiconductor chip |
JPH088304B2 (ja) * | 1987-08-19 | 1996-01-29 | 富士通株式会社 | 半導体集積回路装置及びその設計方法 |
-
1989
- 1989-09-29 US US07/414,248 patent/US5051890A/en not_active Expired - Fee Related
- 1989-09-29 DE DE68925772T patent/DE68925772T2/de not_active Expired - Fee Related
- 1989-09-29 EP EP89118030A patent/EP0361497B1/de not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
DE68925772T2 (de) | 1996-10-10 |
EP0361497B1 (de) | 1996-02-28 |
EP0361497A2 (de) | 1990-04-04 |
EP0361497A3 (de) | 1992-03-25 |
US5051890A (en) | 1991-09-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5179654C1 (en) | Help provision in a data processing system | |
DE69127242D1 (de) | Sicherung der Datenintegrität in einem Multipipelineprozessorsystem | |
DE68927941D1 (de) | Datenschutzsystem in einem Datenverarbeitungssystem | |
DE68919988D1 (de) | Bauteilanordnung in einem tragbaren Rechnersystem. | |
DE69223799D1 (de) | Einstellung der systemkonfiguration in einem datenverarbeitungssystem | |
DE69130461D1 (de) | Zugriffsteuerung in einem verteilten Rechnersystem | |
DE3587960D1 (de) | Datenverarbeitungsanlage mit einem Speicherzugriffssteuergerät. | |
KR890021760U (ko) | 메모리카드용 코넥터 | |
DE3884579D1 (de) | Urladekontrollsystem in einem mehrprozessorsystem. | |
DE68925595D1 (de) | Hierarchisches Datenspeicherungssystem | |
DE69124905D1 (de) | Datenverarbeitungsvorrichtung zur dynamischen Zeiteinstellung in einem dynamischen Speichersystem | |
DE69226386D1 (de) | Zugriffsteuerung in einem verteilten Rechnersystem | |
DE69732020D1 (de) | Wiedereinordnung von Speicheranforderungen in einem Datenverarbeitungssystem | |
ZA893785B (en) | Data memory system | |
ATA165583A (de) | Datenverarbeitungsanordnung mit einem programmspeicher und einer schutzeinheit | |
DE68924061D1 (de) | Versionskontrolle in einem Datenverarbeitungssystem. | |
DE3483489D1 (de) | Speicherzugriffseinrichtung in einem datenverarbeitungssystem. | |
DE68927795D1 (de) | Übertragungssystem mit einem gemeinsamen Speicher | |
EP0340668A3 (en) | Multi-processor system having a multi-port cache memory | |
DE68925772D1 (de) | In einem Mikrocomputersystem benutzter Programm-Daten-Speicher | |
DE68928839D1 (de) | System mit einem synchronen DRAM-Speicher | |
DE3774583D1 (de) | Datenschutz in einem datenverarbeitungssystem mit multiprogrammierung. | |
DE69026740D1 (de) | Fehler absorbierendes System in einem neuronalen Rechner | |
SG67190G (en) | Memory access system in a computer accommodation an add-on memory | |
DE68913316D1 (de) | Rechnersystem mit einem hierarchisch organisierten Speicher. |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8339 | Ceased/non-payment of the annual fee |