DE60327953D1 - Prozessor mit anforderungsgesteuerter taktdrosselung zur leistungsreduzierung - Google Patents

Prozessor mit anforderungsgesteuerter taktdrosselung zur leistungsreduzierung

Info

Publication number
DE60327953D1
DE60327953D1 DE60327953T DE60327953T DE60327953D1 DE 60327953 D1 DE60327953 D1 DE 60327953D1 DE 60327953 T DE60327953 T DE 60327953T DE 60327953 T DE60327953 T DE 60327953T DE 60327953 D1 DE60327953 D1 DE 60327953D1
Authority
DE
Germany
Prior art keywords
processor
tact
throttle
requirement
controlled
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60327953T
Other languages
German (de)
English (en)
Inventor
Pradip Bose
Daniel M Citron
Peter W Cook
Philip G Emma
Hans M Jacobson
Prabhakar N Kudva
Stanley E Schuster
Jude A Rivers
Victor V Zyuban
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Priority claimed from PCT/US2003/026531 external-priority patent/WO2005031565A1/en
Application granted granted Critical
Publication of DE60327953D1 publication Critical patent/DE60327953D1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3867—Concurrent instruction execution, e.g. pipeline or look ahead using instruction pipelines
    • G06F9/3869—Implementation aspects, e.g. pipeline latches; pipeline synchronisation and clocking
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/3287—Power saving characterised by the action undertaken by switching off individual functional units in the computer system
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30076—Arrangements for executing specific machine instructions to perform miscellaneous control operations, e.g. NOP
    • G06F9/30083—Power or thermal control instructions
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • Advance Control (AREA)
  • Power Sources (AREA)
  • Executing Machine-Instructions (AREA)
  • Electrical Control Of Air Or Fuel Supplied To Internal-Combustion Engine (AREA)
  • Complex Calculations (AREA)
  • Microcomputers (AREA)
DE60327953T 2003-08-26 2003-08-26 Prozessor mit anforderungsgesteuerter taktdrosselung zur leistungsreduzierung Expired - Lifetime DE60327953D1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/US2003/026531 WO2005031565A1 (en) 2002-07-02 2003-08-26 Processor with demand-driven clock throttling for power reduction

Publications (1)

Publication Number Publication Date
DE60327953D1 true DE60327953D1 (de) 2009-07-23

Family

ID=37390854

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60327953T Expired - Lifetime DE60327953D1 (de) 2003-08-26 2003-08-26 Prozessor mit anforderungsgesteuerter taktdrosselung zur leistungsreduzierung

Country Status (5)

Country Link
EP (1) EP1658560B1 (https=)
JP (1) JP4524251B2 (https=)
CN (1) CN100399262C (https=)
AT (1) ATE433581T1 (https=)
DE (1) DE60327953D1 (https=)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8006070B2 (en) * 2007-12-05 2011-08-23 International Business Machines Corporation Method and apparatus for inhibiting fetch throttling when a processor encounters a low confidence branch instruction in an information handling system
JP5311234B2 (ja) * 2008-04-09 2013-10-09 日本電気株式会社 計算機システムとその動作方法
JP2011044072A (ja) * 2009-08-24 2011-03-03 Panasonic Corp アイドル状態検出回路、半導体集積回路、信号処理装置、アイドル状態検出方法
CN102129286B (zh) * 2010-01-15 2013-04-24 炬力集成电路设计有限公司 实时时钟电路及包含实时时钟电路的芯片和数码设备
JP2014048972A (ja) * 2012-08-31 2014-03-17 Fujitsu Ltd 処理装置、情報処理装置、及び消費電力管理方法
JP5928272B2 (ja) * 2012-09-18 2016-06-01 富士通株式会社 半導体集積回路及びコンパイラ
CN104102327B (zh) * 2014-07-28 2017-02-15 联想(北京)有限公司 一种工作处理器的控制电路和电子设备
US20170090508A1 (en) * 2015-09-25 2017-03-30 Qualcomm Incorporated Method and apparatus for effective clock scaling at exposed cache stalls
CN112712829B (zh) * 2019-10-24 2024-07-02 珠海格力电器股份有限公司 一种跨时钟域的寄存器读写电路及方法

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2762670B2 (ja) * 1990-03-30 1998-06-04 松下電器産業株式会社 データ処理装置
US5416911A (en) * 1993-02-02 1995-05-16 International Business Machines Corporation Performance enhancement for load multiple register instruction
JP2636695B2 (ja) * 1993-08-03 1997-07-30 日本電気株式会社 パイプライン処理回路
JP3562215B2 (ja) * 1997-05-13 2004-09-08 セイコーエプソン株式会社 マイクロコンピュータ及び電子機器
US5987620A (en) * 1997-09-19 1999-11-16 Thang Tran Method and apparatus for a self-timed and self-enabled distributed clock
AU9798798A (en) * 1997-10-10 1999-05-03 Rambus Incorporated Power control system for synchronous memory device
US6112297A (en) * 1998-02-10 2000-08-29 International Business Machines Corporation Apparatus and method for processing misaligned load instructions in a processor supporting out of order execution
US6990598B2 (en) * 2001-03-21 2006-01-24 Gallitzin Allegheny Llc Low power reconfigurable systems and methods

Also Published As

Publication number Publication date
CN1864130A (zh) 2006-11-15
ATE433581T1 (de) 2009-06-15
JP2007521538A (ja) 2007-08-02
JP4524251B2 (ja) 2010-08-11
CN100399262C (zh) 2008-07-02
EP1658560A1 (en) 2006-05-24
EP1658560B1 (en) 2009-06-10

Similar Documents

Publication Publication Date Title
TW200601027A (en) A method and system for fast frequency switch for a power throttle in an integrated device
TW200618569A (en) Processor timing apparatus, systems, and methods
WO2010080444A3 (en) Methods and systems for power consumption management of a pattern-recognition processor
ATE495571T1 (de) Erzeugung von treibersignalen für eine synchrone gleichrichtungsschaltung eines sperrwandlers
TW200627137A (en) Context based power management
WO2008133739A3 (en) Clock distribution network architecture for resonant-clocked systems
GB2404761B (en) Multiprocessor system with interactive synchronization of local clocks
AU2003279844A8 (en) Multi-mode crystal oscillator system selectively configurable to minimize power consumption or noise generation
ATE521274T1 (de) Magnetkraft-vorrichtungen und systeme als widerstand gegen gewebekollaps im pharynx
DE60331708D1 (de) Dezentrales Energieerzeugungssystem
DE602004006418D1 (de) Herauffahrschaltung für einen verzögerungsregelkreis
NO20051832D0 (no) Anti-isingssystem for vindturbiner
TW200617869A (en) Display device
BRPI0413122A (pt) toleráncia de falha dinamicamente configurável em computação autÈnoma com múltiplos pontos de serviço
AU2003281569A8 (en) Variable duty cycle clock generation circuits and methods and systems using the same
DE60327953D1 (de) Prozessor mit anforderungsgesteuerter taktdrosselung zur leistungsreduzierung
TW200623322A (en) A method to form an interconnect
DE602007013023D1 (de) Testzugangsportschalter
DE50302759D1 (de) Taktsynchronisationsschaltung
GB2462239A (en) Techniques for integrated circuit clock management
EP1546960A4 (en) ELECTRONIC BANKS SYSTEM
TW200606625A (en) System and method of power management
IL182962A0 (en) A method for generating a composite image
TW200712841A (en) Processor configuration architecture of multi-processor system
TW200708929A (en) Opposite-phase scheme for peak current reduction

Legal Events

Date Code Title Description
8320 Willingness to grant licences declared (paragraph 23)
8364 No opposition during term of opposition