CN100399262C - 用于降低功率的按需驱动时钟调节的处理器 - Google Patents

用于降低功率的按需驱动时钟调节的处理器 Download PDF

Info

Publication number
CN100399262C
CN100399262C CNB038269643A CN03826964A CN100399262C CN 100399262 C CN100399262 C CN 100399262C CN B038269643 A CNB038269643 A CN B038269643A CN 03826964 A CN03826964 A CN 03826964A CN 100399262 C CN100399262 C CN 100399262C
Authority
CN
China
Prior art keywords
unit
clock
stall status
instruction
register
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CNB038269643A
Other languages
English (en)
Chinese (zh)
Other versions
CN1864130A (zh
Inventor
普拉迪普·伯斯
丹尼尔·M.·西特朗
皮特·W.·库克
菲利普·G.·埃马
汉斯·M.·雅克布森
普拉布哈卡尔·N.·库德瓦
斯坦利·E.·舒斯特
尤德·A.·里弗斯
维克多·V.·祖班
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Priority claimed from PCT/US2003/026531 external-priority patent/WO2005031565A1/en
Publication of CN1864130A publication Critical patent/CN1864130A/zh
Application granted granted Critical
Publication of CN100399262C publication Critical patent/CN100399262C/zh
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3867—Concurrent instruction execution, e.g. pipeline or look ahead using instruction pipelines
    • G06F9/3869—Implementation aspects, e.g. pipeline latches; pipeline synchronisation and clocking
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/3287—Power saving characterised by the action undertaken by switching off individual functional units in the computer system
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30076—Arrangements for executing specific machine instructions to perform miscellaneous control operations, e.g. NOP
    • G06F9/30083—Power or thermal control instructions
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • Advance Control (AREA)
  • Power Sources (AREA)
  • Executing Machine-Instructions (AREA)
  • Electrical Control Of Air Or Fuel Supplied To Internal-Combustion Engine (AREA)
  • Complex Calculations (AREA)
  • Microcomputers (AREA)
CNB038269643A 2003-08-26 2003-08-26 用于降低功率的按需驱动时钟调节的处理器 Expired - Fee Related CN100399262C (zh)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/US2003/026531 WO2005031565A1 (en) 2002-07-02 2003-08-26 Processor with demand-driven clock throttling for power reduction

Publications (2)

Publication Number Publication Date
CN1864130A CN1864130A (zh) 2006-11-15
CN100399262C true CN100399262C (zh) 2008-07-02

Family

ID=37390854

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB038269643A Expired - Fee Related CN100399262C (zh) 2003-08-26 2003-08-26 用于降低功率的按需驱动时钟调节的处理器

Country Status (5)

Country Link
EP (1) EP1658560B1 (https=)
JP (1) JP4524251B2 (https=)
CN (1) CN100399262C (https=)
AT (1) ATE433581T1 (https=)
DE (1) DE60327953D1 (https=)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8006070B2 (en) * 2007-12-05 2011-08-23 International Business Machines Corporation Method and apparatus for inhibiting fetch throttling when a processor encounters a low confidence branch instruction in an information handling system
JP5311234B2 (ja) * 2008-04-09 2013-10-09 日本電気株式会社 計算機システムとその動作方法
JP2011044072A (ja) * 2009-08-24 2011-03-03 Panasonic Corp アイドル状態検出回路、半導体集積回路、信号処理装置、アイドル状態検出方法
CN102129286B (zh) * 2010-01-15 2013-04-24 炬力集成电路设计有限公司 实时时钟电路及包含实时时钟电路的芯片和数码设备
JP2014048972A (ja) * 2012-08-31 2014-03-17 Fujitsu Ltd 処理装置、情報処理装置、及び消費電力管理方法
JP5928272B2 (ja) * 2012-09-18 2016-06-01 富士通株式会社 半導体集積回路及びコンパイラ
CN104102327B (zh) * 2014-07-28 2017-02-15 联想(北京)有限公司 一种工作处理器的控制电路和电子设备
US20170090508A1 (en) * 2015-09-25 2017-03-30 Qualcomm Incorporated Method and apparatus for effective clock scaling at exposed cache stalls
CN112712829B (zh) * 2019-10-24 2024-07-02 珠海格力电器股份有限公司 一种跨时钟域的寄存器读写电路及方法

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0451661A2 (en) * 1990-03-30 1991-10-16 Matsushita Electric Industrial Co., Ltd. Low power consumption microprocessor
CN1226700A (zh) * 1998-02-10 1999-08-25 国际商业机器公司 高性能推测性未对齐加载操作
US5987620A (en) * 1997-09-19 1999-11-16 Thang Tran Method and apparatus for a self-timed and self-enabled distributed clock
US6263448B1 (en) * 1997-10-10 2001-07-17 Rambus Inc. Power control system for synchronous memory device
US20020169990A1 (en) * 2001-03-21 2002-11-14 Sherburne Robert Warren Low power clocking systems and methods

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5416911A (en) * 1993-02-02 1995-05-16 International Business Machines Corporation Performance enhancement for load multiple register instruction
JP2636695B2 (ja) * 1993-08-03 1997-07-30 日本電気株式会社 パイプライン処理回路
JP3562215B2 (ja) * 1997-05-13 2004-09-08 セイコーエプソン株式会社 マイクロコンピュータ及び電子機器

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0451661A2 (en) * 1990-03-30 1991-10-16 Matsushita Electric Industrial Co., Ltd. Low power consumption microprocessor
US5987620A (en) * 1997-09-19 1999-11-16 Thang Tran Method and apparatus for a self-timed and self-enabled distributed clock
US6263448B1 (en) * 1997-10-10 2001-07-17 Rambus Inc. Power control system for synchronous memory device
CN1226700A (zh) * 1998-02-10 1999-08-25 国际商业机器公司 高性能推测性未对齐加载操作
US20020169990A1 (en) * 2001-03-21 2002-11-14 Sherburne Robert Warren Low power clocking systems and methods

Also Published As

Publication number Publication date
CN1864130A (zh) 2006-11-15
ATE433581T1 (de) 2009-06-15
JP2007521538A (ja) 2007-08-02
JP4524251B2 (ja) 2010-08-11
EP1658560A1 (en) 2006-05-24
EP1658560B1 (en) 2009-06-10
DE60327953D1 (de) 2009-07-23

Similar Documents

Publication Publication Date Title
US7076681B2 (en) Processor with demand-driven clock throttling power reduction
JP3845642B2 (ja) ユニット電力調整機構を備えた集積回路装置
Iyer et al. Power efficiency of voltage scaling in multiple clock, multiple voltage cores
US7089443B2 (en) Multiple clock domain microprocessor
Semeraro et al. Energy-efficient processor design using multiple clock domains with dynamic voltage and frequency scaling
US7392366B2 (en) Adaptive fetch gating in multithreaded processors, fetch control and method of controlling fetches
Semeraro et al. Dynamic frequency and voltage control for a multiple clock domain microarchitecture
US5996083A (en) Microprocessor having software controllable power consumption
Li et al. Deterministic clock gating for microprocessor power reduction
US6457131B2 (en) System and method for power optimization in parallel units
CN100399262C (zh) 用于降低功率的按需驱动时钟调节的处理器
US20250377858A1 (en) Processor and method for controlling operation of processor
KR20060107508A (ko) 전력 감소를 위한 요구-구동형 클록 스로틀링 기능을 갖는프로세서
Homayoun et al. Reducing power in all major CAM and SRAM-based processor units via centralized, dynamic resource size management
US20250216878A1 (en) Deep sleep power state with disabled inverse temperature dependency voltage regulation
Choi et al. Improved clock-gating control scheme for transparent pipeline
Sasaki et al. Dynamic instruction cascading on gals microprocessors
TW200411565A (en) Processor with demand-driven clock throttling power reduction
Eswaran et al. All-domain fine grain dynamic speed/voltage scaling for GALS processors
Chaparro et al. Using mcd-dvs for dynamic thermal management performance improvement
Sato et al. Simultaneous Dynamic and Static Power Reduction Utilizing Power Heterogeneous Functional Units
Nalini et al. Survey on Energy Efficient processor Design
Homayoun et al. A centralized cache miss driven technique to improve processor power dissipation
Chen et al. Dynamic speed/voltage scaling for GALS processors
Panda et al. Power-efficient Processor Architecture

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
C17 Cessation of patent right
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20080702

Termination date: 20100826