DE60309462D1 - Seriell-parallel und parallel-seriell umwandlungsvorrichtung - Google Patents

Seriell-parallel und parallel-seriell umwandlungsvorrichtung

Info

Publication number
DE60309462D1
DE60309462D1 DE60309462T DE60309462T DE60309462D1 DE 60309462 D1 DE60309462 D1 DE 60309462D1 DE 60309462 T DE60309462 T DE 60309462T DE 60309462 T DE60309462 T DE 60309462T DE 60309462 D1 DE60309462 D1 DE 60309462D1
Authority
DE
Germany
Prior art keywords
parallel
serial
conversion device
serial conversion
serial parallel
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60309462T
Other languages
English (en)
Other versions
DE60309462T2 (de
Inventor
Jinghui Lu
Shahriar Rokhsaz
Stephen D Anderson
Michael A Nix
Ahmed Younis
Michael Ren Kent
Yvette P Lee
Firas N Abughazaleh
Brian T Brunn
Moises E Robinson
Kazi S Hossain
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Xilinx Inc
Original Assignee
Xilinx Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Xilinx Inc filed Critical Xilinx Inc
Application granted granted Critical
Publication of DE60309462D1 publication Critical patent/DE60309462D1/de
Publication of DE60309462T2 publication Critical patent/DE60309462T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/093—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using special filtering or amplification characteristics in the loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/156—Arrangements in which a continuous pulse train is transformed into a train having a desired pattern
    • H03K5/1565—Arrangements in which a continuous pulse train is transformed into a train having a desired pattern the output pulses having a constant duty cycle
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M9/00—Parallel/series conversion or vice versa
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/0004—Initialisation of the receiver
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04W—WIRELESS COMMUNICATION NETWORKS
    • H04W4/00—Services specially adapted for wireless communication networks; Facilities therefor
    • H04W4/18—Information format or content conversion, e.g. adaptation by the network of the transmitted or received information for the purpose of wireless delivery to users or terminals

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Dc Digital Transmission (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Communication Control (AREA)
DE60309462T 2002-01-18 2003-01-17 Seriell-parallel und parallel-seriell umwandlungsvorrichtung Expired - Lifetime DE60309462T2 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US51222 2002-01-18
US10/051,222 US7058120B1 (en) 2002-01-18 2002-01-18 Integrated high-speed serial-to-parallel and parallel-to-serial transceiver
PCT/US2003/001613 WO2003063369A2 (en) 2002-01-18 2003-01-17 A serial to parallel and parallel to serial data transceiver

Publications (2)

Publication Number Publication Date
DE60309462D1 true DE60309462D1 (de) 2006-12-14
DE60309462T2 DE60309462T2 (de) 2007-08-30

Family

ID=27609081

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60309462T Expired - Lifetime DE60309462T2 (de) 2002-01-18 2003-01-17 Seriell-parallel und parallel-seriell umwandlungsvorrichtung

Country Status (6)

Country Link
US (1) US7058120B1 (de)
EP (1) EP1502358B1 (de)
JP (1) JP4420674B2 (de)
CA (1) CA2473568C (de)
DE (1) DE60309462T2 (de)
WO (1) WO2003063369A2 (de)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7349515B1 (en) * 2003-09-22 2008-03-25 Cypress Semiconductor Corporation Method and an apparatus to improve production yield of phase locked loops
US7555048B1 (en) * 2003-11-24 2009-06-30 Neascape, Inc. High-speed single-ended interface
JP3780419B2 (ja) * 2004-03-09 2006-05-31 セイコーエプソン株式会社 データ転送制御装置及び電子機器
DE102004014968B4 (de) * 2004-03-26 2008-09-11 Qimonda Ag Integrierte Schaltung mit einem Parallel-Seriell-Umsetzer und Verfahren
KR100706580B1 (ko) * 2005-07-13 2007-04-13 삼성전자주식회사 저전압 차동 신호 수신기 및 그 종단 저항값 설정 방법
US7519139B1 (en) * 2005-07-20 2009-04-14 Lattice Semiconductor Corporation Signal monitoring systems and methods
US7659838B2 (en) * 2005-08-03 2010-02-09 Altera Corporation Deserializer circuitry for high-speed serial data receivers on programmable logic device integrated circuits
US7848318B2 (en) * 2005-08-03 2010-12-07 Altera Corporation Serializer circuitry for high-speed serial data transmitters on programmable logic device integrated circuits
US7475187B2 (en) * 2005-09-15 2009-01-06 Infineon Technologies Ag High-speed interface circuit for semiconductor memory chips and memory system including the same
KR100859941B1 (ko) * 2007-04-10 2008-09-23 삼성에스디아이 주식회사 인터페이스 시스템 및 이를 이용한 평판 표시장치
US8032850B2 (en) * 2007-11-12 2011-10-04 International Business Machines Corporation Structure for an absolute duty cycle measurement circuit
US7904264B2 (en) * 2007-11-12 2011-03-08 International Business Machines Corporation Absolute duty cycle measurement
US8280331B2 (en) * 2008-11-12 2012-10-02 Texas Instruments Incorporated System and method for tuning FM synthesizer
US7982639B1 (en) * 2009-09-01 2011-07-19 Altera Corporation Deserializer circuitry including circuitry for translating data signals between different formats or protocols
EP2515443A1 (de) * 2011-04-21 2012-10-24 STMicroelectronics SA Datenseriellumsetzer
US9239810B2 (en) * 2012-06-30 2016-01-19 Intel Corporation Low power universal serial bus
CN104991883A (zh) * 2015-06-04 2015-10-21 青岛海信信芯科技有限公司 片间互联的发送、接收装置及发送、接收方法及系统
US10455511B2 (en) 2015-09-30 2019-10-22 Intel IP Corporation Wireless circuitry with scalable accuracy
US11411560B1 (en) * 2021-07-30 2022-08-09 Global Unichip Corporation Electronic system, integrated circuit die and operation method thereof
US12003241B1 (en) * 2022-12-30 2024-06-04 Parade Technologies, Ltd. Controlling duty cycle distortion with a mixed-signal circuit

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU1841895A (en) 1994-02-15 1995-08-29 Rambus Inc. Delay-locked loop
US5986641A (en) * 1995-04-07 1999-11-16 Kabushiki Kaisha Toshiba Display signal interface system between display controller and display apparatus
US5721545A (en) 1995-10-23 1998-02-24 Poplevine; Pavel B. Methods and apparatus for serial-to-parallel and parallel-to-serial conversion
US5805089A (en) 1996-09-05 1998-09-08 Lsi Logic Corporation Time-division data multiplexer with feedback for clock cross-over adjustment
WO1998027678A1 (en) 1996-12-18 1998-06-25 Dsc Communications A/S A method of generating a plurality of demultiplexed output signals from a serial data signal and a circuit for performing the method
US6148047A (en) * 1998-05-06 2000-11-14 Philips Electronics North America Corporation DC offset compensation for zero if quadrature demodulator
US6167245A (en) * 1998-05-29 2000-12-26 Silicon Laboratories, Inc. Method and apparatus for operating a PLL with a phase detector/sample hold circuit for synthesizing high-frequency signals for wireless communications
US6909852B2 (en) 2000-02-17 2005-06-21 Broadcom Corporation Linear full-rate phase detector and clock and data recovery circuit
EP1128546A1 (de) * 2000-02-28 2001-08-29 Deutsche Thomson-Brandt Gmbh Hochfrequenzumsetzer
KR100360403B1 (ko) * 2000-04-10 2002-11-13 삼성전자 주식회사 듀티 싸이클 보정회로 및 방법

Also Published As

Publication number Publication date
WO2003063369A3 (en) 2004-10-28
JP2005516460A (ja) 2005-06-02
JP4420674B2 (ja) 2010-02-24
CA2473568C (en) 2012-06-26
EP1502358B1 (de) 2006-11-02
EP1502358A2 (de) 2005-02-02
DE60309462T2 (de) 2007-08-30
WO2003063369A2 (en) 2003-07-31
CA2473568A1 (en) 2003-07-31
US7058120B1 (en) 2006-06-06

Similar Documents

Publication Publication Date Title
DE60309462D1 (de) Seriell-parallel und parallel-seriell umwandlungsvorrichtung
DE60311032D1 (de) Wandlervorrichtung
DE60318512D1 (de) Fotoelektrisches Konversionselement und fotoelektrische Vorrichtung
DE60321067D1 (de) Energiequelle-Gerät
DE60318990D1 (de) Lernvorrichtung, lernverfahren und robotervorrichtung
DE60235651D1 (de) Kommunikationsvorrichtung und kommunikationsverfahren
NO20032486L (no) Analytt-testeanordning
DE60325530D1 (de) Repositionsvorrichtung
DE602004002164D1 (de) Gassack und Gassackvorrichtung
DE602004006695D1 (de) Luftsack und Luftsackvorrichtung
DE60316163D1 (de) Abgasbehandlungsvorrichtung
DE602004030308D1 (de) HF-Messer und Endoskopiegerät
DE10362232B8 (de) Leistungshalbleitervorrichtung
DE60328206D1 (de) Scheibenwaschanlagendüse und scheibenwaschanlage
DE60331729D1 (de) Audiocodierungsverfahren und audiocodierungseinrichtung
DE60336301D1 (de) Aufzugsvorrichtung
DE50209314D1 (de) Dispergier-vorrichtung
DE60332676D1 (de) Lichtemittierendes Element und zughörige Beleuchtungsvorrichtung
DE60335068D1 (de) Kommunikationssystem und Gerät
DE60317270D1 (de) Halbleitermodul und Leistungswandler
DE50302956D1 (de) Schminkgerät
DE50305428D1 (de) Objekt-selbstschutzvorrichtung
DE50304938D1 (de) Einzugs- und Pflückeinrichtung
DE10338270B4 (de) Variator und Variatoranordnung
DE60304229D1 (de) Pinselabflacher und mit Pinselabflacher ausgerüstete Zeichenvorrichtung

Legal Events

Date Code Title Description
8364 No opposition during term of opposition