DE602008002436D1 - Speicherchip für ein speichersubsystem hoher kapazität zur unterstützung der replikation von befehlsdaten - Google Patents

Speicherchip für ein speichersubsystem hoher kapazität zur unterstützung der replikation von befehlsdaten

Info

Publication number
DE602008002436D1
DE602008002436D1 DE602008002436T DE602008002436T DE602008002436D1 DE 602008002436 D1 DE602008002436 D1 DE 602008002436D1 DE 602008002436 T DE602008002436 T DE 602008002436T DE 602008002436 T DE602008002436 T DE 602008002436T DE 602008002436 D1 DE602008002436 D1 DE 602008002436D1
Authority
DE
Germany
Prior art keywords
replication
support
command data
high capacity
interface
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
DE602008002436T
Other languages
German (de)
English (en)
Inventor
Gerald Keith Bartley
John Michael Borkenhagen
Philip Raymond Germann
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of DE602008002436D1 publication Critical patent/DE602008002436D1/de
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1668—Details of memory controller
    • G06F13/1684—Details of memory controller using multiple buses
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/084—Multiuser, multiprocessor or multiprocessing cache systems with a shared cache
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Bus Control (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
DE602008002436T 2007-06-27 2008-06-25 Speicherchip für ein speichersubsystem hoher kapazität zur unterstützung der replikation von befehlsdaten Active DE602008002436D1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/769,001 US7822936B2 (en) 2007-06-27 2007-06-27 Memory chip for high capacity memory subsystem supporting replication of command data
PCT/EP2008/058082 WO2009000857A1 (en) 2007-06-27 2008-06-25 Memory chip for high capacity memory subsystem supporting replication of command data

Publications (1)

Publication Number Publication Date
DE602008002436D1 true DE602008002436D1 (de) 2010-10-14

Family

ID=39791330

Family Applications (1)

Application Number Title Priority Date Filing Date
DE602008002436T Active DE602008002436D1 (de) 2007-06-27 2008-06-25 Speicherchip für ein speichersubsystem hoher kapazität zur unterstützung der replikation von befehlsdaten

Country Status (8)

Country Link
US (1) US7822936B2 (https=)
EP (1) EP2160687B1 (https=)
JP (1) JP4824126B2 (https=)
KR (1) KR101107349B1 (https=)
CN (1) CN101681322B (https=)
AT (1) ATE479947T1 (https=)
DE (1) DE602008002436D1 (https=)
WO (1) WO2009000857A1 (https=)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9123409B2 (en) 2009-06-11 2015-09-01 Micron Technology, Inc. Memory device for a hierarchical memory architecture
US9117496B2 (en) 2012-01-30 2015-08-25 Rambus Inc. Memory device comprising programmable command-and-address and/or data interfaces
US8788748B2 (en) 2012-03-22 2014-07-22 International Business Machines Corporation Implementing memory interface with configurable bandwidth
CN103150006A (zh) * 2013-03-25 2013-06-12 西安华芯半导体有限公司 Dram存储器的省电方法
US9324389B2 (en) * 2013-05-29 2016-04-26 Sandisk Technologies Inc. High performance system topology for NAND memory systems
US9728526B2 (en) 2013-05-29 2017-08-08 Sandisk Technologies Llc Packaging of high performance system topology for NAND memory systems
WO2014193592A2 (en) * 2013-05-29 2014-12-04 Sandisk Technologies Inc. High performance system topology for nand memory systems
US9703702B2 (en) * 2013-12-23 2017-07-11 Sandisk Technologies Llc Addressing auto address assignment and auto-routing in NAND memory network
CN104268121B (zh) * 2014-09-23 2017-08-11 浪潮(北京)电子信息产业有限公司 超大规模芯片中访问寄存器的方法及系统
TWI588658B (zh) * 2015-10-20 2017-06-21 旺宏電子股份有限公司 I/o匯流排共用記憶體系統
US9841922B2 (en) 2016-02-03 2017-12-12 SK Hynix Inc. Memory system includes a memory controller

Family Cites Families (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5893927A (en) 1996-09-13 1999-04-13 International Business Machines Corporation Memory device having programmable device width, method of programming, and method of setting device width for memory device
US7356639B2 (en) 2000-01-05 2008-04-08 Rambus Inc. Configurable width buffered module having a bypass circuit
US6502161B1 (en) * 2000-01-05 2002-12-31 Rambus Inc. Memory system including a point-to-point linked memory subsystem
JP2002063791A (ja) 2000-08-21 2002-02-28 Mitsubishi Electric Corp 半導体記憶装置およびメモリシステム
US6493250B2 (en) * 2000-12-28 2002-12-10 Intel Corporation Multi-tier point-to-point buffered memory interface
US7085866B1 (en) 2002-02-19 2006-08-01 Hobson Richard F Hierarchical bus structure and memory access protocol for multiprocessor systems
DE10318603B4 (de) * 2003-04-24 2005-03-10 Infineon Technologies Ag Eingangsempfängerschaltung
US20040243769A1 (en) 2003-05-30 2004-12-02 Frame David W. Tree based memory structure
US7120727B2 (en) * 2003-06-19 2006-10-10 Micron Technology, Inc. Reconfigurable memory module and method
US7136958B2 (en) 2003-08-28 2006-11-14 Micron Technology, Inc. Multiple processor system and method including multiple memory hub modules
JP4741226B2 (ja) * 2003-12-25 2011-08-03 株式会社日立製作所 半導体メモリモジュール、およびメモリシステム
US7216196B2 (en) * 2003-12-29 2007-05-08 Micron Technology, Inc. Memory hub and method for memory system performance monitoring
US7188219B2 (en) * 2004-01-30 2007-03-06 Micron Technology, Inc. Buffer control system and method for a memory system having outstanding read and write request buffers
US7366864B2 (en) * 2004-03-08 2008-04-29 Micron Technology, Inc. Memory hub architecture having programmable lane widths
US7120723B2 (en) * 2004-03-25 2006-10-10 Micron Technology, Inc. System and method for memory hub-based expansion bus
US20060036826A1 (en) 2004-07-30 2006-02-16 International Business Machines Corporation System, method and storage medium for providing a bus speed multiplier
EP2383660B1 (en) 2005-04-21 2013-06-26 Violin Memory, Inc. Interconnection system
US8200887B2 (en) 2007-03-29 2012-06-12 Violin Memory, Inc. Memory management system and method
US20060245226A1 (en) 2005-05-02 2006-11-02 Inphi Corporation Fully buffered DIMM architecture and protocol
US7397684B2 (en) 2005-09-15 2008-07-08 Infineon Technologies, Ag Semiconductor memory array with serial control/address bus
US7411843B2 (en) * 2005-09-15 2008-08-12 Infineon Technologies Ag Semiconductor memory arrangement with branched control and address bus
US20070079057A1 (en) 2005-09-30 2007-04-05 Hermann Ruckerbauer Semiconductor memory system and memory module
US7378868B2 (en) * 2006-01-19 2008-05-27 Altera Corporation Modular I/O bank architecture
DE102006045113B3 (de) 2006-09-25 2008-04-03 Qimonda Ag Speichermodul-System, Speichermodul, Buffer-Bauelement, Speichermodul-Platine, und Verfahren zum Betreiben eines Speichermoduls

Also Published As

Publication number Publication date
US7822936B2 (en) 2010-10-26
JP4824126B2 (ja) 2011-11-30
WO2009000857A1 (en) 2008-12-31
US20090006772A1 (en) 2009-01-01
JP2010531501A (ja) 2010-09-24
EP2160687A1 (en) 2010-03-10
CN101681322A (zh) 2010-03-24
ATE479947T1 (de) 2010-09-15
EP2160687B1 (en) 2010-09-01
KR20090115130A (ko) 2009-11-04
CN101681322B (zh) 2012-09-05
KR101107349B1 (ko) 2012-01-19

Similar Documents

Publication Publication Date Title
DE602008002436D1 (de) Speicherchip für ein speichersubsystem hoher kapazität zur unterstützung der replikation von befehlsdaten
WO2007076378A3 (en) Dual mode access for non-volatile storage devices
WO2009129174A3 (en) Apparatus and method for identifying disk drives with unreported data corruption
CN101604548B (zh) 一种固态硬盘及数据存储方法
US9971515B2 (en) Incremental background media scan
WO2011123699A3 (en) Systems and methods for securing data in motion
CN109101185B (zh) 固态存储设备及其写命令和读命令处理方法
EP4361815A3 (en) Memory system with multiple striping of raid groups and method for performing the same
JP2011524063A5 (https=)
US10254985B2 (en) Power management of storage devices
WO2007130615A3 (en) A method for reading a multilevel cell in a non-volatile memory device
CN108052655A (zh) 数据写入及读取方法
KR102393144B1 (ko) Ssd용 버스 멀티플렉서 그리드를 위한 고급 ce 인코딩
CN106354615A (zh) 固态硬盘日志生成方法及其装置
CN204203855U (zh) 一种新型外置式sas 12g raid存储卡
CN102122531A (zh) 一种提高大容量固态硬盘使用稳定性的方法
WO2005082037A3 (en) Intelligent solid state disk with hot-swappable components
KR20170093211A (ko) 메모리 액세스 방법, 저장-클래스 메모리, 및 컴퓨터 시스템
JP2015525398A5 (https=)
CN103257830A (zh) 存储单元的访问方法和存储单元
CN103019998A (zh) 可升级固态硬盘容量扩展装置
CN104375578A (zh) 一种高速大容量缓存存储卡
RU2015151167A (ru) Отображение встроенного адреса есс
US20140372680A1 (en) Embedded storage and embedded storage system
CN101521039B (zh) 数据储存系统、控制器及方法

Legal Events

Date Code Title Description
8320 Willingness to grant licences declared (paragraph 23)