KR101107349B1 - 커맨드 데이터의 복제를 지원하는 고용량 메모리 서브시스템용 메모리 칩 - Google Patents

커맨드 데이터의 복제를 지원하는 고용량 메모리 서브시스템용 메모리 칩 Download PDF

Info

Publication number
KR101107349B1
KR101107349B1 KR1020097016070A KR20097016070A KR101107349B1 KR 101107349 B1 KR101107349 B1 KR 101107349B1 KR 1020097016070 A KR1020097016070 A KR 1020097016070A KR 20097016070 A KR20097016070 A KR 20097016070A KR 101107349 B1 KR101107349 B1 KR 101107349B1
Authority
KR
South Korea
Prior art keywords
data
memory
memory module
chip
command
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
KR1020097016070A
Other languages
English (en)
Korean (ko)
Other versions
KR20090115130A (ko
Inventor
제랄드 케이쓰 바틀리
존 마이클 보켄하겐
필립 레이몬드 저먼
Original Assignee
인터내셔널 비지네스 머신즈 코포레이션
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 인터내셔널 비지네스 머신즈 코포레이션 filed Critical 인터내셔널 비지네스 머신즈 코포레이션
Publication of KR20090115130A publication Critical patent/KR20090115130A/ko
Application granted granted Critical
Publication of KR101107349B1 publication Critical patent/KR101107349B1/ko
Assigned to 레노보 인터내셔널 리미티드 reassignment 레노보 인터내셔널 리미티드 권리의 전부이전등록 Assignors: 인터내셔널 비지네스 머신즈 코포레이션
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1668—Details of memory controller
    • G06F13/1684—Details of memory controller using multiple buses
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/084—Multiuser, multiprocessor or multiprocessing cache systems with a shared cache
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Bus Control (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
KR1020097016070A 2007-06-27 2008-06-25 커맨드 데이터의 복제를 지원하는 고용량 메모리 서브시스템용 메모리 칩 Active KR101107349B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US11/769,001 2007-06-27
US11/769,001 US7822936B2 (en) 2007-06-27 2007-06-27 Memory chip for high capacity memory subsystem supporting replication of command data
PCT/EP2008/058082 WO2009000857A1 (en) 2007-06-27 2008-06-25 Memory chip for high capacity memory subsystem supporting replication of command data

Publications (2)

Publication Number Publication Date
KR20090115130A KR20090115130A (ko) 2009-11-04
KR101107349B1 true KR101107349B1 (ko) 2012-01-19

Family

ID=39791330

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020097016070A Active KR101107349B1 (ko) 2007-06-27 2008-06-25 커맨드 데이터의 복제를 지원하는 고용량 메모리 서브시스템용 메모리 칩

Country Status (8)

Country Link
US (1) US7822936B2 (https=)
EP (1) EP2160687B1 (https=)
JP (1) JP4824126B2 (https=)
KR (1) KR101107349B1 (https=)
CN (1) CN101681322B (https=)
AT (1) ATE479947T1 (https=)
DE (1) DE602008002436D1 (https=)
WO (1) WO2009000857A1 (https=)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9123409B2 (en) 2009-06-11 2015-09-01 Micron Technology, Inc. Memory device for a hierarchical memory architecture
US9117496B2 (en) 2012-01-30 2015-08-25 Rambus Inc. Memory device comprising programmable command-and-address and/or data interfaces
US8788748B2 (en) 2012-03-22 2014-07-22 International Business Machines Corporation Implementing memory interface with configurable bandwidth
CN103150006A (zh) * 2013-03-25 2013-06-12 西安华芯半导体有限公司 Dram存储器的省电方法
US9324389B2 (en) * 2013-05-29 2016-04-26 Sandisk Technologies Inc. High performance system topology for NAND memory systems
US9728526B2 (en) 2013-05-29 2017-08-08 Sandisk Technologies Llc Packaging of high performance system topology for NAND memory systems
WO2014193592A2 (en) * 2013-05-29 2014-12-04 Sandisk Technologies Inc. High performance system topology for nand memory systems
US9703702B2 (en) * 2013-12-23 2017-07-11 Sandisk Technologies Llc Addressing auto address assignment and auto-routing in NAND memory network
CN104268121B (zh) * 2014-09-23 2017-08-11 浪潮(北京)电子信息产业有限公司 超大规模芯片中访问寄存器的方法及系统
TWI588658B (zh) * 2015-10-20 2017-06-21 旺宏電子股份有限公司 I/o匯流排共用記憶體系統
US9841922B2 (en) 2016-02-03 2017-12-12 SK Hynix Inc. Memory system includes a memory controller

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070058409A1 (en) * 2005-09-15 2007-03-15 Hermann Ruckerbauer Semiconductor memory arrangement with branched control and address bus

Family Cites Families (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5893927A (en) 1996-09-13 1999-04-13 International Business Machines Corporation Memory device having programmable device width, method of programming, and method of setting device width for memory device
US7356639B2 (en) 2000-01-05 2008-04-08 Rambus Inc. Configurable width buffered module having a bypass circuit
US6502161B1 (en) * 2000-01-05 2002-12-31 Rambus Inc. Memory system including a point-to-point linked memory subsystem
JP2002063791A (ja) 2000-08-21 2002-02-28 Mitsubishi Electric Corp 半導体記憶装置およびメモリシステム
US6493250B2 (en) * 2000-12-28 2002-12-10 Intel Corporation Multi-tier point-to-point buffered memory interface
US7085866B1 (en) 2002-02-19 2006-08-01 Hobson Richard F Hierarchical bus structure and memory access protocol for multiprocessor systems
DE10318603B4 (de) * 2003-04-24 2005-03-10 Infineon Technologies Ag Eingangsempfängerschaltung
US20040243769A1 (en) 2003-05-30 2004-12-02 Frame David W. Tree based memory structure
US7120727B2 (en) * 2003-06-19 2006-10-10 Micron Technology, Inc. Reconfigurable memory module and method
US7136958B2 (en) 2003-08-28 2006-11-14 Micron Technology, Inc. Multiple processor system and method including multiple memory hub modules
JP4741226B2 (ja) * 2003-12-25 2011-08-03 株式会社日立製作所 半導体メモリモジュール、およびメモリシステム
US7216196B2 (en) * 2003-12-29 2007-05-08 Micron Technology, Inc. Memory hub and method for memory system performance monitoring
US7188219B2 (en) * 2004-01-30 2007-03-06 Micron Technology, Inc. Buffer control system and method for a memory system having outstanding read and write request buffers
US7366864B2 (en) * 2004-03-08 2008-04-29 Micron Technology, Inc. Memory hub architecture having programmable lane widths
US7120723B2 (en) * 2004-03-25 2006-10-10 Micron Technology, Inc. System and method for memory hub-based expansion bus
US20060036826A1 (en) 2004-07-30 2006-02-16 International Business Machines Corporation System, method and storage medium for providing a bus speed multiplier
EP2383660B1 (en) 2005-04-21 2013-06-26 Violin Memory, Inc. Interconnection system
US8200887B2 (en) 2007-03-29 2012-06-12 Violin Memory, Inc. Memory management system and method
US20060245226A1 (en) 2005-05-02 2006-11-02 Inphi Corporation Fully buffered DIMM architecture and protocol
US7397684B2 (en) 2005-09-15 2008-07-08 Infineon Technologies, Ag Semiconductor memory array with serial control/address bus
US20070079057A1 (en) 2005-09-30 2007-04-05 Hermann Ruckerbauer Semiconductor memory system and memory module
US7378868B2 (en) * 2006-01-19 2008-05-27 Altera Corporation Modular I/O bank architecture
DE102006045113B3 (de) 2006-09-25 2008-04-03 Qimonda Ag Speichermodul-System, Speichermodul, Buffer-Bauelement, Speichermodul-Platine, und Verfahren zum Betreiben eines Speichermoduls

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070058409A1 (en) * 2005-09-15 2007-03-15 Hermann Ruckerbauer Semiconductor memory arrangement with branched control and address bus

Also Published As

Publication number Publication date
DE602008002436D1 (de) 2010-10-14
US7822936B2 (en) 2010-10-26
JP4824126B2 (ja) 2011-11-30
WO2009000857A1 (en) 2008-12-31
US20090006772A1 (en) 2009-01-01
JP2010531501A (ja) 2010-09-24
EP2160687A1 (en) 2010-03-10
CN101681322A (zh) 2010-03-24
ATE479947T1 (de) 2010-09-15
EP2160687B1 (en) 2010-09-01
KR20090115130A (ko) 2009-11-04
CN101681322B (zh) 2012-09-05

Similar Documents

Publication Publication Date Title
KR101107349B1 (ko) 커맨드 데이터의 복제를 지원하는 고용량 메모리 서브시스템용 메모리 칩
US7921264B2 (en) Dual-mode memory chip for high capacity memory subsystem
CN101236540B (zh) 选择预取模式的方法、集线器器件、存储器系统及子系统
US7296129B2 (en) System, method and storage medium for providing a serialized memory interface with a bus repeater
US7392337B2 (en) System, method and storage medium for a memory subsystem command interface
US8108647B2 (en) Digital data architecture employing redundant links in a daisy chain of component modules
JP5078994B2 (ja) 自動計算機のためのメモリ・システム
US7930469B2 (en) System to provide memory system power reduction without reducing overall memory system performance
US8037258B2 (en) Structure for dual-mode memory chip for high capacity memory subsystem
US7818512B2 (en) High capacity memory subsystem architecture employing hierarchical tree configuration of memory modules
US8037270B2 (en) Structure for memory chip for high capacity memory subsystem supporting replication of command data
US7809913B2 (en) Memory chip for high capacity memory subsystem supporting multiple speed bus
US8037272B2 (en) Structure for memory chip for high capacity memory subsystem supporting multiple speed bus
US8019949B2 (en) High capacity memory subsystem architecture storing interleaved data for reduced bus speed
US20090006774A1 (en) High Capacity Memory Subsystem Architecture Employing Multiple-Speed Bus
US7996641B2 (en) Structure for hub for supporting high capacity memory subsystem
US7921271B2 (en) Hub for supporting high capacity memory subsystem
US20250265219A1 (en) Support for deterministic and non-deterministic memory input/output

Legal Events

Date Code Title Description
PA0105 International application

St.27 status event code: A-0-1-A10-A15-nap-PA0105

A201 Request for examination
PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

E13-X000 Pre-grant limitation requested

St.27 status event code: A-2-3-E10-E13-lim-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U12-oth-PR1002

Fee payment year number: 1

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

FPAY Annual fee payment

Payment date: 20141230

Year of fee payment: 4

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R11-asn-PN2301

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R14-asn-PN2301

FPAY Annual fee payment

Payment date: 20151218

Year of fee payment: 5

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 5

FPAY Annual fee payment

Payment date: 20161220

Year of fee payment: 6

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 6

FPAY Annual fee payment

Payment date: 20180103

Year of fee payment: 7

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 7

FPAY Annual fee payment

Payment date: 20190104

Year of fee payment: 8

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 8

FPAY Annual fee payment

Payment date: 20200103

Year of fee payment: 9

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 9

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 10

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 11

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 12

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 13

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 14

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 15

U11 Full renewal or maintenance fee paid

Free format text: ST27 STATUS EVENT CODE: A-4-4-U10-U11-OTH-PR1001 (AS PROVIDED BY THE NATIONAL OFFICE)

Year of fee payment: 15