DE602006019584D1 - Von der befehlsart abhängiges und konfigurierbares cache-system - Google Patents

Von der befehlsart abhängiges und konfigurierbares cache-system

Info

Publication number
DE602006019584D1
DE602006019584D1 DE602006019584T DE602006019584T DE602006019584D1 DE 602006019584 D1 DE602006019584 D1 DE 602006019584D1 DE 602006019584 T DE602006019584 T DE 602006019584T DE 602006019584 T DE602006019584 T DE 602006019584T DE 602006019584 D1 DE602006019584 D1 DE 602006019584D1
Authority
DE
Germany
Prior art keywords
cache system
configurable cache
configurable
cache
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
DE602006019584T
Other languages
English (en)
Inventor
Thang M Tran
Raul A Garibay Jr
Muralidharan S Chinnakonda
Paul K Miller
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Texas Instruments Inc
Original Assignee
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments Inc filed Critical Texas Instruments Inc
Publication of DE602006019584D1 publication Critical patent/DE602006019584D1/de
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0893—Caches characterised by their organisation or structure
    • G06F12/0897—Caches characterised by their organisation or structure with two or more cache hierarchy levels
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0888—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches using selective caching, e.g. bypass
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/3004—Arrangements for executing specific machine instructions to perform operations on memory
    • G06F9/30043—LOAD or STORE instructions; Clear instruction
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3824—Operand accessing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0811—Multiuser, multiprocessor or multiprocessing cache systems with multilevel cache hierarchies
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/10—Providing a specific technical effect
    • G06F2212/1016—Performance improvement
    • G06F2212/1021—Hit rate improvement

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Advance Control (AREA)
DE602006019584T 2005-05-24 2006-05-24 Von der befehlsart abhängiges und konfigurierbares cache-system Active DE602006019584D1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/136,169 US7237065B2 (en) 2005-05-24 2005-05-24 Configurable cache system depending on instruction type
PCT/US2006/020163 WO2006127857A1 (en) 2005-05-24 2006-05-24 Configurable cache system depending on instruction type

Publications (1)

Publication Number Publication Date
DE602006019584D1 true DE602006019584D1 (de) 2011-02-24

Family

ID=37452359

Family Applications (1)

Application Number Title Priority Date Filing Date
DE602006019584T Active DE602006019584D1 (de) 2005-05-24 2006-05-24 Von der befehlsart abhängiges und konfigurierbares cache-system

Country Status (6)

Country Link
US (1) US7237065B2 (de)
EP (1) EP1891530B1 (de)
JP (1) JP2008542880A (de)
CN (1) CN101180611A (de)
DE (1) DE602006019584D1 (de)
WO (1) WO2006127857A1 (de)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8131951B2 (en) * 2008-05-30 2012-03-06 Freescale Semiconductor, Inc. Utilization of a store buffer for error recovery on a store allocation cache miss
TWI547803B (zh) * 2010-03-29 2016-09-01 威盛電子股份有限公司 預取單元、資料預取方法、電腦程式產品以及微處理器
US8904109B2 (en) 2011-01-28 2014-12-02 Freescale Semiconductor, Inc. Selective cache access control apparatus and method thereof
US8756405B2 (en) * 2011-05-09 2014-06-17 Freescale Semiconductor, Inc. Selective routing of local memory accesses and device thereof
WO2013101216A1 (en) * 2011-12-30 2013-07-04 Intel Corporation Cache coprocessing unit
US20130179642A1 (en) * 2012-01-10 2013-07-11 Qualcomm Incorporated Non-Allocating Memory Access with Physical Address
CN103631566A (zh) * 2013-11-29 2014-03-12 深圳中微电科技有限公司 一种用于处理器中的指令取得装置及其处理器
CN105183433B (zh) 2015-08-24 2018-02-06 上海兆芯集成电路有限公司 指令合并方法以及具有多数据通道的装置
CN107678781B (zh) * 2016-08-01 2021-02-26 北京百度网讯科技有限公司 处理器以及用于在处理器上执行指令的方法
US11016695B2 (en) 2016-12-20 2021-05-25 Intel Corporation Methods and apparatus to perform memory copy operations
US11036644B2 (en) * 2017-02-02 2021-06-15 Arm Limited Data processing systems
US10705590B2 (en) * 2017-11-28 2020-07-07 Google Llc Power-conserving cache memory usage
CN116909943B (zh) * 2023-09-08 2023-12-19 飞腾信息技术有限公司 一种缓存访问方法、装置、存储介质及电子设备

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3207591B2 (ja) 1993-03-19 2001-09-10 株式会社日立製作所 キャッシュメモリを有する計算機の改良
US5878245A (en) 1993-10-29 1999-03-02 Advanced Micro Devices, Inc. High performance load/store functional unit and data cache
US5590352A (en) 1994-04-26 1996-12-31 Advanced Micro Devices, Inc. Dependency checking and forwarding of variable width operands
US5802588A (en) 1995-04-12 1998-09-01 Advanced Micro Devices, Inc. Load/store unit implementing non-blocking loads for a superscalar microprocessor and method of selecting loads in a non-blocking fashion from a load/store buffer
US6108769A (en) 1996-05-17 2000-08-22 Advanced Micro Devices, Inc. Dependency table for reducing dependency checking hardware
KR100243100B1 (ko) * 1997-08-12 2000-02-01 정선종 다수의 주프로세서 및 보조 프로세서를 갖는 프로세서의구조 및 보조 프로세서 공유 방법
US6643745B1 (en) * 1998-03-31 2003-11-04 Intel Corporation Method and apparatus for prefetching data into cache
US6658552B1 (en) * 1998-10-23 2003-12-02 Micron Technology, Inc. Processing system with separate general purpose execution unit and data string manipulation unit
WO2001077836A1 (en) * 2000-04-12 2001-10-18 Koninklijke Philips Electronics N.V. Data processing circuit with a cache memory and apparatus containing such a circuit
US6889314B2 (en) 2001-09-26 2005-05-03 Intel Corporation Method and apparatus for fast dependency coordinate matching
US20030196072A1 (en) 2002-04-11 2003-10-16 Chinnakonda Murali S. Digital signal processor architecture for high computation speed
US6963962B2 (en) 2002-04-11 2005-11-08 Analog Devices, Inc. Memory system for supporting multiple parallel accesses at very high frequencies
US20040158694A1 (en) 2003-02-10 2004-08-12 Tomazin Thomas J. Method and apparatus for hazard detection and management in a pipelined digital processor
US20040225840A1 (en) * 2003-05-09 2004-11-11 O'connor Dennis M. Apparatus and method to provide multithreaded computer processing
US7302528B2 (en) * 2004-11-19 2007-11-27 Intel Corporation Caching bypass

Also Published As

Publication number Publication date
US20060271738A1 (en) 2006-11-30
WO2006127857A1 (en) 2006-11-30
EP1891530B1 (de) 2011-01-12
EP1891530A1 (de) 2008-02-27
CN101180611A (zh) 2008-05-14
US7237065B2 (en) 2007-06-26
JP2008542880A (ja) 2008-11-27
EP1891530A4 (de) 2009-04-29

Similar Documents

Publication Publication Date Title
DE602006019584D1 (de) Von der befehlsart abhängiges und konfigurierbares cache-system
ATE525374T1 (de) Heteroarylsubstituierte pyrroloä2,3-büpyridine und pyrroloä2,3-büpyrimidine als januskinaseinhibitoren
DE602006005400D1 (de) Anzeigefilter und damit ausgestattete Anzeigevorrichtung
BRPI0815380A2 (pt) Dispositivo de emissão de luz e dispositivo de iluminação compreendendo o mesmo
DE602005021959D1 (de) Substituierte diazaspiroä4.5üdecanderivate und der
DE602005002024D1 (de) Fernkopiersystem und Fernkopierverfahren
DE602006020061D1 (de) Mucin-glycoprotein und anwendung davon
DE602006009204D1 (de) Aufhängungsvorrichtung
DE602006011600D1 (de) Audiocodierungseinrichtung und audiocodierungsverfahren
DE602006012066D1 (de) Daraus
DE602006000780D1 (de) Drehflügler und Tragstruktur
DE602006014957D1 (de) Audiocodierungseinrichtung und audiocodierungsverfahren
DE602006003063D1 (de) Tripeptid- und tetrapeptidsulfone
DE602006011168D1 (de) Leuchtstoff und leuchtvorrichtung
DE602006011292D1 (de) Cache-speichersystem und steuerverfahren dafür
DE602006003658D1 (de) Kameraträger und entsprechende kameraanordnung
DE502006007910D1 (de) Kran
DK1759676T3 (da) Strikket bandage
DK1885716T3 (da) Thiazolderivater og anvendelse deraf
DE602006004713D1 (de) Trifluormethylbenzamidderivate und therapeutische verwendungen dafür
DE502006001206D1 (de) Objektiv und Mikroskop
DE602006018162D1 (de) Und lampe damit
UY3589Q (es) Unidad aritmetica y de control
DE102007013751B8 (de) Tiefpassfilter und Tiefpassfilter-Anordnung
DE502005009889D1 (de) Gehäuse und Gehäuseanordnung