DE602006010733D1 - Verteilte schleifensteuerungsarchitektur für mehrf - Google Patents

Verteilte schleifensteuerungsarchitektur für mehrf

Info

Publication number
DE602006010733D1
DE602006010733D1 DE602006010733T DE602006010733T DE602006010733D1 DE 602006010733 D1 DE602006010733 D1 DE 602006010733D1 DE 602006010733 T DE602006010733 T DE 602006010733T DE 602006010733 T DE602006010733 T DE 602006010733T DE 602006010733 D1 DE602006010733 D1 DE 602006010733D1
Authority
DE
Germany
Prior art keywords
loops
architecture
local controller
loop
distributed grinding
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
DE602006010733T
Other languages
English (en)
Inventor
Murali Jayapala
Praveen Raghavan
Franky Catthoor
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Katholieke Universiteit Leuven
Interuniversitair Microelektronica Centrum vzw IMEC
Original Assignee
Katholieke Universiteit Leuven
Interuniversitair Microelektronica Centrum vzw IMEC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Katholieke Universiteit Leuven, Interuniversitair Microelektronica Centrum vzw IMEC filed Critical Katholieke Universiteit Leuven
Publication of DE602006010733D1 publication Critical patent/DE602006010733D1/de
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3802—Instruction prefetching
    • G06F9/3808—Instruction prefetching for instruction reuse, e.g. trace cache, branch target cache
    • G06F9/381—Loop buffering
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/32—Address formation of the next instruction, e.g. by incrementing the instruction counter
    • G06F9/322—Address formation of the next instruction, e.g. by incrementing the instruction counter for non-sequential address
    • G06F9/325—Address formation of the next instruction, e.g. by incrementing the instruction counter for non-sequential address for loops, e.g. loop detection or loop counter
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G06F9/3851—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution from multiple instruction streams, e.g. multistreaming
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units
    • G06F9/3889—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units controlled by multiple instructions, e.g. MIMD, decoupled access or execute
    • G06F9/3891—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units controlled by multiple instructions, e.g. MIMD, decoupled access or execute organised in groups of units sharing resources, e.g. clusters

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multimedia (AREA)
  • Executing Machine-Instructions (AREA)
  • Multi Processors (AREA)
  • Memory System (AREA)
  • Advance Control (AREA)
  • Secondary Cells (AREA)
  • Superconductors And Manufacturing Methods Therefor (AREA)
  • Amplifiers (AREA)
  • Polishing Bodies And Polishing Tools (AREA)
DE602006010733T 2005-12-05 2006-12-05 Verteilte schleifensteuerungsarchitektur für mehrf Active DE602006010733D1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
GBGB0524720.0A GB0524720D0 (en) 2005-12-05 2005-12-05 Ultra low power ASIP architecture II
PCT/EP2006/011655 WO2007065627A2 (en) 2005-12-05 2006-12-05 Distributed loop controller architecture for multi-threading in uni-threaded processors

Publications (1)

Publication Number Publication Date
DE602006010733D1 true DE602006010733D1 (de) 2010-01-07

Family

ID=35686041

Family Applications (1)

Application Number Title Priority Date Filing Date
DE602006010733T Active DE602006010733D1 (de) 2005-12-05 2006-12-05 Verteilte schleifensteuerungsarchitektur für mehrf

Country Status (6)

Country Link
US (1) US20080294882A1 (de)
EP (1) EP1958059B1 (de)
AT (1) ATE450002T1 (de)
DE (1) DE602006010733D1 (de)
GB (1) GB0524720D0 (de)
WO (1) WO2007065627A2 (de)

Families Citing this family (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7669042B2 (en) * 2005-02-17 2010-02-23 Samsung Electronics Co., Ltd. Pipeline controller for context-based operation reconfigurable instruction set processor
EP1975791A3 (de) 2007-03-26 2009-01-07 Interuniversitair Microelektronica Centrum (IMEC) Verfahren für automatisierte Codeumwandlung
US9772851B2 (en) 2007-10-25 2017-09-26 International Business Machines Corporation Retrieving instructions of a single branch, backwards short loop from a local loop buffer or virtual loop buffer
US20090327674A1 (en) * 2008-06-27 2009-12-31 Qualcomm Incorporated Loop Control System and Method
US10621092B2 (en) 2008-11-24 2020-04-14 Intel Corporation Merging level cache and data cache units having indicator bits related to speculative execution
US20100274972A1 (en) * 2008-11-24 2010-10-28 Boris Babayan Systems, methods, and apparatuses for parallel computing
US9189233B2 (en) 2008-11-24 2015-11-17 Intel Corporation Systems, apparatuses, and methods for a hardware and software system to automatically decompose a program to multiple parallel threads
US9672019B2 (en) 2008-11-24 2017-06-06 Intel Corporation Systems, apparatuses, and methods for a hardware and software system to automatically decompose a program to multiple parallel threads
EP2290538A3 (de) * 2009-08-31 2011-06-22 Imec Verfahren und Vorrichtung zur Verringerung des Energieverbrauchs in anwendungsspezifisch anleitungseingestellten Prozessoren
US20110119469A1 (en) 2009-11-13 2011-05-19 International Business Machines Corporation Balancing workload in a multiprocessor system responsive to programmable adjustments in a syncronization instruction
US8584103B2 (en) 2010-06-17 2013-11-12 International Business Machines Corporation Reducing parallelism of computer source code
KR101756820B1 (ko) 2010-10-21 2017-07-12 삼성전자주식회사 중첩 루프를 처리하기 위한 재구성 가능 프로세서 및 방법
US8479042B1 (en) * 2010-11-01 2013-07-02 Xilinx, Inc. Transaction-level lockstep
EP2737407B1 (de) 2011-07-26 2021-04-28 IMEC vzw Verfahren und vorrichtung zur reduzierung von leckagen und für dynamischen energieverbrauch in hochgeschwindigkeitsspeichern
US9417855B2 (en) 2011-09-30 2016-08-16 Intel Corporation Instruction and logic to perform dynamic binary translation
US10228679B2 (en) * 2011-11-11 2019-03-12 Rockwell Automation Technologies, Inc. Control environment command execution
EP2608015B1 (de) * 2011-12-21 2019-02-06 IMEC vzw System und Verfahren zur Ausführung einer Multiplikation
CN104303168B (zh) * 2012-04-25 2016-12-07 英派尔科技开发有限公司 用于灵活资源需求应用的认证
US9292569B2 (en) * 2012-10-02 2016-03-22 Oracle International Corporation Semi-join acceleration
KR102062208B1 (ko) * 2013-05-03 2020-02-11 삼성전자주식회사 멀티스레드 프로그램 코드의 변환 장치 및 방법
US9891936B2 (en) 2013-09-27 2018-02-13 Intel Corporation Method and apparatus for page-level monitoring
KR102384347B1 (ko) 2015-05-26 2022-04-07 삼성전자주식회사 클록 관리 유닛을 포함하는 시스템 온 칩 및 그 동작방법
DE102016109387A1 (de) 2015-05-26 2016-12-01 Samsung Electronics Co., Ltd. Ein-Chip-System mit Taktverwaltungseinheit und Verfahren zum Betreiben des Ein-Chip-Systems
EP3144820A1 (de) 2015-09-18 2017-03-22 Stichting IMEC Nederland Netzwerk zur übertragung von daten zwischen clustern für eine dynamisch geteilte kommunikationsplattform
US10789055B2 (en) * 2015-10-05 2020-09-29 Reservoir Labs, Inc. Systems and methods for scalable hierarchical polyhedral compilation
US9928117B2 (en) 2015-12-11 2018-03-27 Vivante Corporation Hardware access counters and event generation for coordinating multithreaded processing
US10241794B2 (en) 2016-12-27 2019-03-26 Intel Corporation Apparatus and methods to support counted loop exits in a multi-strand loop processor
US20180181398A1 (en) * 2016-12-28 2018-06-28 Intel Corporation Apparatus and methods of decomposing loops to improve performance and power efficiency
EP3432226B1 (de) 2017-07-19 2023-11-01 IMEC vzw Steuerungsebenenorganisation für flexible digitale datenebene
GB2580316B (en) * 2018-12-27 2021-02-24 Graphcore Ltd Instruction cache in a multi-threaded processor
KR20210046348A (ko) * 2019-10-18 2021-04-28 삼성전자주식회사 복수의 프로세서들에 유연하게 메모리를 할당하기 위한 메모리 시스템 및 그것의 동작 방법

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0353819B1 (de) * 1988-08-02 1997-04-09 Koninklijke Philips Electronics N.V. Verfahren und Vorrichtung für die Synchronisierung von parallelen Prozessoren unter Verwendung einer unscharf definierten Sperre
US6357016B1 (en) * 1999-12-09 2002-03-12 Intel Corporation Method and apparatus for disabling a clock signal within a multithreaded processor
JP3810631B2 (ja) * 2000-11-28 2006-08-16 富士通株式会社 情報処理プログラムを記録した記録媒体
US7185338B2 (en) * 2002-10-15 2007-02-27 Sun Microsystems, Inc. Processor with speculative multithreading and hardware to support multithreading software
US20050198627A1 (en) * 2004-03-08 2005-09-08 Intel Corporation Loop transformation for speculative parallel threads
KR100806274B1 (ko) * 2005-12-06 2008-02-22 한국전자통신연구원 멀티 쓰레디드 프로세서 기반의 병렬 시스템을 위한 적응형실행 방법
US7739481B1 (en) * 2007-09-06 2010-06-15 Altera Corporation Parallelism with variable partitioning and threading

Also Published As

Publication number Publication date
ATE450002T1 (de) 2009-12-15
GB0524720D0 (en) 2006-01-11
EP1958059B1 (de) 2009-11-25
WO2007065627A2 (en) 2007-06-14
WO2007065627A3 (en) 2007-07-19
US20080294882A1 (en) 2008-11-27
EP1958059A2 (de) 2008-08-20

Similar Documents

Publication Publication Date Title
DE602006010733D1 (de) Verteilte schleifensteuerungsarchitektur für mehrf
TWI575370B (zh) 在多核心處理器中執行電源管理
GB2568816A8 (en) Processor having multiple cores, shared core extension logic, and shared core extension utilization instructions
WO2013184380A3 (en) Scheduling concurrent applications in multithreaded processors
GB2441665A (en) Primitives to enhance thread-level speculation
TW200731081A (en) A DMA controller with self-detection for global clock-gating control
KR101930183B1 (ko) 명령어 세트 아키텍처의 상이한 부분들을 구현하는 다수의 비유사 프로세서 코어들을 포함하는 프로세서
JP2010102719A5 (de)
ATE540353T1 (de) Einteilen von threads in einem prozessor
TW200707178A (en) Reducing power by shutting down portions of a stacked register file
Glossner et al. The sandbridge sb3011 platform
ATE514998T1 (de) Getaktete ports
TW200604940A (en) Multithreaded processor with multiple concurrent pipelines per thread
CN106537285A (zh) 处理器温度的平衡控制
CN111522585A (zh) 基于平台热以及功率预算约束，对于给定工作负荷的最佳逻辑处理器计数和类型选择
WO2007072436A3 (en) Schedule based cache/memory power minimization technique
CN107077175A (zh) 提供针对多芯片封装的热参数报告的装置和方法
Castillo et al. CATA: criticality aware task acceleration for multicore processors
Li et al. PAAG: A polymorphic array architecture for graphics and image processing
CN107003710A (zh) 包括多个相异的处理器核心的处理器
Portero et al. T-Star (T*): An x86-64 ISA Extension to support thread execution on many cores
Nugteren et al. Future of GPGPU micro-architectural parameters
Zhang et al. Buddy SM: sharing pipeline front-end for improved energy efficiency in GPGPUs
Dhar et al. Efficient GPGPU computing with cross-core resource sharing and core reconfiguration
JP2008181558A5 (de)

Legal Events

Date Code Title Description
8364 No opposition during term of opposition