DE602005019448D1 - Datenverarbeitungsgerät mit rekonfigurierbarer logischer schaltung - Google Patents
Datenverarbeitungsgerät mit rekonfigurierbarer logischer schaltungInfo
- Publication number
- DE602005019448D1 DE602005019448D1 DE200560019448 DE602005019448T DE602005019448D1 DE 602005019448 D1 DE602005019448 D1 DE 602005019448D1 DE 200560019448 DE200560019448 DE 200560019448 DE 602005019448 T DE602005019448 T DE 602005019448T DE 602005019448 D1 DE602005019448 D1 DE 602005019448D1
- Authority
- DE
- Germany
- Prior art keywords
- cycle
- data processing
- information
- pieces
- processing device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/34—Circuit design for reconfigurable circuits, e.g. field programmable gate arrays [FPGA] or programmable logic devices [PLD]
- G06F30/347—Physical level, e.g. placement or routing
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
- G06F15/7867—Architectures of general purpose stored program computers comprising a single central processing unit with reconfigurable architecture
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/32—Circuit design at the digital level
- G06F30/33—Design verification, e.g. functional simulation or model checking
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/32—Circuit design at the digital level
- G06F30/33—Design verification, e.g. functional simulation or model checking
- G06F30/3308—Design verification, e.g. functional simulation or model checking using simulation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/32—Circuit design at the digital level
- G06F30/33—Design verification, e.g. functional simulation or model checking
- G06F30/3308—Design verification, e.g. functional simulation or model checking using simulation
- G06F30/331—Design verification, e.g. functional simulation or model checking using simulation with hardware acceleration, e.g. by using field programmable gate array [FPGA] or emulation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/34—Circuit design for reconfigurable circuits, e.g. field programmable gate arrays [FPGA] or programmable logic devices [PLD]
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/26—Functional testing
- G06F11/261—Functional testing by simulating additional hardware, e.g. fault simulation
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2004313710 | 2004-10-28 | ||
PCT/JP2005/019924 WO2006046711A1 (ja) | 2004-10-28 | 2005-10-28 | 再構成可能な論理回路を有するデータ処理装置 |
Publications (1)
Publication Number | Publication Date |
---|---|
DE602005019448D1 true DE602005019448D1 (de) | 2010-04-01 |
Family
ID=36227951
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE200560019448 Active DE602005019448D1 (de) | 2004-10-28 | 2005-10-28 | Datenverarbeitungsgerät mit rekonfigurierbarer logischer schaltung |
Country Status (6)
Country | Link |
---|---|
US (3) | US7779380B2 (de) |
EP (1) | EP1806847B1 (de) |
JP (1) | JP4893309B2 (de) |
AT (1) | ATE458309T1 (de) |
DE (1) | DE602005019448D1 (de) |
WO (1) | WO2006046711A1 (de) |
Families Citing this family (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7167025B1 (en) | 2004-02-14 | 2007-01-23 | Herman Schmit | Non-sequentially configurable IC |
WO2006046711A1 (ja) | 2004-10-28 | 2006-05-04 | Ipflex Inc. | 再構成可能な論理回路を有するデータ処理装置 |
US7743085B2 (en) * | 2004-11-08 | 2010-06-22 | Tabula, Inc. | Configurable IC with large carry chains |
US8463836B1 (en) | 2005-11-07 | 2013-06-11 | Tabula, Inc. | Performing mathematical and logical operations in multiple sub-cycles |
US7372297B1 (en) * | 2005-11-07 | 2008-05-13 | Tabula Inc. | Hybrid interconnect/logic circuits enabling efficient replication of a function in several sub-cycles to save logic and routing resources |
JP5003097B2 (ja) | 2006-10-25 | 2012-08-15 | ソニー株式会社 | 半導体チップ |
JP5119902B2 (ja) * | 2007-12-19 | 2013-01-16 | 富士通セミコンダクター株式会社 | 動的再構成支援プログラム、動的再構成支援方法、動的再構成回路、動的再構成支援装置および動的再構成システム |
US8863067B1 (en) | 2008-02-06 | 2014-10-14 | Tabula, Inc. | Sequential delay analysis by placement engines |
US8555218B2 (en) * | 2008-05-24 | 2013-10-08 | Tabula, Inc. | Decision modules |
US8891614B2 (en) * | 2008-07-01 | 2014-11-18 | Morphing Machines Pvt Ltd | Method and system on chip (SoC) for adapting a runtime reconfigurable hardware to decode a video stream |
EP2553815A1 (de) | 2010-04-02 | 2013-02-06 | Tabula, Inc. | System und verfahren zur reduzierung der nutzung von neukonfigurationsenergie |
WO2011162858A1 (en) | 2010-06-23 | 2011-12-29 | Tabula, Inc. | Rescaling |
US8650514B2 (en) | 2010-06-23 | 2014-02-11 | Tabula, Inc. | Rescaling |
US8941409B2 (en) | 2011-07-01 | 2015-01-27 | Tabula, Inc. | Configurable storage elements |
US8984464B1 (en) | 2011-11-21 | 2015-03-17 | Tabula, Inc. | Detailed placement with search and repair |
US9203397B1 (en) | 2011-12-16 | 2015-12-01 | Altera Corporation | Delaying start of user design execution |
US8789001B1 (en) | 2013-02-20 | 2014-07-22 | Tabula, Inc. | System and method for using fabric-graph flow to determine resource costs |
US9000801B1 (en) | 2013-02-27 | 2015-04-07 | Tabula, Inc. | Implementation of related clocks |
WO2014132670A1 (ja) * | 2013-03-01 | 2014-09-04 | アトナープ株式会社 | 再構成する情報を生成する装置および方法 |
CA2901062A1 (en) * | 2013-03-01 | 2014-09-04 | Atonarp Inc. | Data processing device and control method therefor |
US9235669B2 (en) * | 2014-02-18 | 2016-01-12 | Codasip S.R.O. | Method and an apparatus for automatic processor design and verification |
US20160246490A1 (en) * | 2015-02-25 | 2016-08-25 | Bank Of America Corporation | Customizable Dashboard |
US11113091B2 (en) * | 2019-03-12 | 2021-09-07 | Arm Limited | Apparatus for forwarding a mediated request to processing circuitry in response to a configuration request |
WO2023181380A1 (ja) * | 2022-03-25 | 2023-09-28 | Chiptip Technology株式会社 | 情報処理システム、情報処理装置、サーバ装置、プログラム、リコンフィグラブルデバイス、又は方法 |
Family Cites Families (37)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4831573A (en) * | 1987-03-06 | 1989-05-16 | Altera Corporation | Programmable integrated circuit micro-sequencer device |
US6173434B1 (en) * | 1996-04-22 | 2001-01-09 | Brigham Young University | Dynamically-configurable digital processor using method for relocating logic array modules |
JPH10173515A (ja) * | 1996-12-12 | 1998-06-26 | Pfu Ltd | Fpga装置 |
US6321366B1 (en) * | 1997-05-02 | 2001-11-20 | Axis Systems, Inc. | Timing-insensitive glitch-free logic system and method |
US6138266A (en) * | 1997-06-16 | 2000-10-24 | Tharas Systems Inc. | Functional verification of integrated circuit designs |
JP3489608B2 (ja) * | 1997-06-20 | 2004-01-26 | 富士ゼロックス株式会社 | プログラマブル論理回路システムおよびプログラマブル論理回路装置の再構成方法 |
US6034538A (en) | 1998-01-21 | 2000-03-07 | Lucent Technologies Inc. | Virtual logic system for reconfigurable hardware |
US6466898B1 (en) * | 1999-01-12 | 2002-10-15 | Terence Chan | Multithreaded, mixed hardware description languages logic simulation on engineering workstations |
US6415430B1 (en) * | 1999-07-01 | 2002-07-02 | Nec Usa, Inc. | Method and apparatus for SAT solver architecture with very low synthesis and layout overhead |
AU6864400A (en) * | 1999-08-30 | 2001-03-26 | Ip Flex Inc. | Control unit and recorded medium |
US6678646B1 (en) | 1999-12-14 | 2004-01-13 | Atmel Corporation | Method for implementing a physical design for a dynamically reconfigurable logic circuit |
US7036106B1 (en) * | 2000-02-17 | 2006-04-25 | Tensilica, Inc. | Automated processor generation system for designing a configurable processor and method for the same |
US6970957B1 (en) * | 2000-04-24 | 2005-11-29 | Microsoft Corporation | Dynamically configuring resources for cycle translation in a computer system |
US6816826B1 (en) * | 2000-10-05 | 2004-11-09 | International Business Machines Corporation | Fully exhibiting asynchronous behavior in a logic network simulation |
US6691287B2 (en) * | 2000-12-14 | 2004-02-10 | Tharas Systems Inc. | Functional verification system |
US20020133325A1 (en) * | 2001-02-09 | 2002-09-19 | Hoare Raymond R. | Discrete event simulator |
US6598209B1 (en) * | 2001-02-28 | 2003-07-22 | Sequence Design, Inc. | RTL power analysis using gate-level cell power models |
US20020194558A1 (en) * | 2001-04-10 | 2002-12-19 | Laung-Terng Wang | Method and system to optimize test cost and disable defects for scan and BIST memories |
US7996827B2 (en) * | 2001-08-16 | 2011-08-09 | Martin Vorbach | Method for the translation of programs for reconfigurable architectures |
US7076416B2 (en) * | 2001-08-20 | 2006-07-11 | Sun Microsystems, Inc. | Method and apparatus for evaluating logic states of design nodes for cycle-based simulation |
US7257524B2 (en) * | 2001-09-19 | 2007-08-14 | Quickturn Design Systems, Inc. | Simulation and timing control for hardware accelerated simulation |
US7200735B2 (en) * | 2002-04-10 | 2007-04-03 | Tensilica, Inc. | High-performance hybrid processor with configurable execution units |
GB0224023D0 (en) * | 2002-10-16 | 2002-11-27 | Roysmith Graeme | Reconfigurable integrated circuit |
JP2004200311A (ja) * | 2002-12-17 | 2004-07-15 | Fujitsu Ltd | 論理検証装置 |
WO2004061722A1 (ja) * | 2002-12-27 | 2004-07-22 | Fujitsu Limited | 論理シミュレーション装置 |
DE10302141A1 (de) * | 2003-01-21 | 2004-08-05 | Siemens Ag | Verfahren zum Konfigurieren eines Array-Prozessors |
US6944834B2 (en) * | 2003-01-22 | 2005-09-13 | Stmicroelectrontronics, Inc. | Method and apparatus for modeling dynamic systems |
US20050050482A1 (en) * | 2003-08-25 | 2005-03-03 | Keller S. Brandon | System and method for determining applicable configuration information for use in analysis of a computer aided design |
JP4572835B2 (ja) * | 2003-08-29 | 2010-11-04 | 富士ゼロックス株式会社 | データ処理装置 |
US7167025B1 (en) * | 2004-02-14 | 2007-01-23 | Herman Schmit | Non-sequentially configurable IC |
WO2006046711A1 (ja) | 2004-10-28 | 2006-05-04 | Ipflex Inc. | 再構成可能な論理回路を有するデータ処理装置 |
US7428721B2 (en) * | 2004-12-01 | 2008-09-23 | Tabula, Inc. | Operational cycle assignment in a configurable IC |
CN101189797B (zh) * | 2005-05-31 | 2011-07-20 | 富士施乐株式会社 | 可重构的装置 |
US7437690B2 (en) * | 2005-10-13 | 2008-10-14 | International Business Machines Corporation | Method for predicate-based compositional minimization in a verification environment |
US20070219771A1 (en) * | 2005-12-01 | 2007-09-20 | Verheyen Henry T | Branching and Behavioral Partitioning for a VLIW Processor |
JP5003097B2 (ja) * | 2006-10-25 | 2012-08-15 | ソニー株式会社 | 半導体チップ |
JP5119902B2 (ja) * | 2007-12-19 | 2013-01-16 | 富士通セミコンダクター株式会社 | 動的再構成支援プログラム、動的再構成支援方法、動的再構成回路、動的再構成支援装置および動的再構成システム |
-
2005
- 2005-10-28 WO PCT/JP2005/019924 patent/WO2006046711A1/ja active Application Filing
- 2005-10-28 AT AT05805358T patent/ATE458309T1/de not_active IP Right Cessation
- 2005-10-28 US US11/718,195 patent/US7779380B2/en active Active
- 2005-10-28 JP JP2006542353A patent/JP4893309B2/ja active Active
- 2005-10-28 DE DE200560019448 patent/DE602005019448D1/de active Active
- 2005-10-28 EP EP20050805358 patent/EP1806847B1/de not_active Not-in-force
-
2010
- 2010-07-07 US US12/831,360 patent/US8713492B2/en active Active
-
2013
- 2013-12-03 US US14/095,317 patent/US9135387B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
EP1806847A4 (de) | 2008-02-06 |
JP4893309B2 (ja) | 2012-03-07 |
ATE458309T1 (de) | 2010-03-15 |
US9135387B2 (en) | 2015-09-15 |
WO2006046711A1 (ja) | 2006-05-04 |
US20080141019A1 (en) | 2008-06-12 |
EP1806847B1 (de) | 2010-02-17 |
US7779380B2 (en) | 2010-08-17 |
US20110004744A1 (en) | 2011-01-06 |
US20140096095A1 (en) | 2014-04-03 |
JPWO2006046711A1 (ja) | 2008-05-22 |
EP1806847A1 (de) | 2007-07-11 |
US8713492B2 (en) | 2014-04-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE602005019448D1 (de) | Datenverarbeitungsgerät mit rekonfigurierbarer logischer schaltung | |
US8295428B2 (en) | Trigger circuits and event counters for an IC | |
US7953956B2 (en) | Reconfigurable circuit with a limitation on connection and method of determining functions of logic circuits in the reconfigurable circuit | |
WO2001069390A3 (en) | Method and apparatus for debugging programs in a distributed environment | |
US10713404B1 (en) | Customizable debug and profile monitoring of reconfigurable systems | |
US8259517B2 (en) | Random access memory for use in an emulation environment | |
CN102970022B (zh) | 用于提高电子电路可靠性的装置和相关方法 | |
JP2005535965A5 (de) | ||
DE602005018345D1 (de) | Schaltung mit asynchroner/synchroner schnittstelle | |
EP3356966A1 (de) | Mehrstufige interaktive physikalische synthese | |
Koch et al. | Advanced partial run-time reconfiguration on Spartan-6 FPGAs | |
US7533211B2 (en) | Cross-bar switching in an emulation environment | |
Raaijmakers | Run-Time Partial Reconfiguration on the Virtex-II Pro | |
TW200517856A (en) | Prefetch control in a data processing system | |
Bruno | FPGA Programming for Beginners: Bring your ideas to life by creating hardware designs and electronic circuits with SystemVerilog | |
JP2007025806A (ja) | 操作装置 | |
ATE472134T1 (de) | Prozessor mit mehrfachbefehlsausgabe | |
DE602005002096D1 (de) | Vektorverarbeitungsvorrichtung, Datenverarbeitungsvorrichtung und Datenverarbeitungsmethode zur Verringerung von Störsignalen bei gleichzeitigem Schalten | |
Developers | Verilog-to-routing documentation | |
Farooq et al. | Novel architectural space exploration environment for multi-FPGA based prototyping systems | |
JP5658077B2 (ja) | 半導体集積回路の遅延解析方法、遅延解析プログラム、遅延解析装置 | |
CN114356436B (zh) | 一种时钟和复位激励方法、装置及存储介质 | |
JP2011501128A (ja) | 調整可能なテストパターン結果待ち時間 | |
JP2004127058A (ja) | テスト回路および半導体装置 | |
US20200257526A1 (en) | Processor element, programmable device, and processor element control method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8327 | Change in the person/name/address of the patent owner |
Owner name: FUJI XEROX CO., LTD., TOKYO, JP |
|
8364 | No opposition during term of opposition |