DE602005019401D1 - Schaltungsanordnung und verfahren zum betrieb einer solchen schaltungsanordnung - Google Patents
Schaltungsanordnung und verfahren zum betrieb einer solchen schaltungsanordnungInfo
- Publication number
- DE602005019401D1 DE602005019401D1 DE602005019401T DE602005019401T DE602005019401D1 DE 602005019401 D1 DE602005019401 D1 DE 602005019401D1 DE 602005019401 T DE602005019401 T DE 602005019401T DE 602005019401 T DE602005019401 T DE 602005019401T DE 602005019401 D1 DE602005019401 D1 DE 602005019401D1
- Authority
- DE
- Germany
- Prior art keywords
- circuit arrangement
- stage
- input stage
- connected downstream
- operating
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 230000005540 biological transmission Effects 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/0264—Arrangements for coupling to transmission lines
- H04L25/0292—Arrangements specific to the receiver end
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
- H04L12/40—Bus networks
- H04L12/40006—Architecture of a communication node
- H04L12/40013—Details regarding a bus controller
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
- H04L12/40—Bus networks
- H04L12/407—Bus networks with decentralised control
- H04L12/413—Bus networks with decentralised control with random access, e.g. carrier-sense multiple-access with collision detection [CSMA-CD]
- H04L12/4135—Bus networks with decentralised control with random access, e.g. carrier-sense multiple-access with collision detection [CSMA-CD] using bit-wise arbitration
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/06—Dc level restoring means; Bias distortion correction ; Decision circuits providing symbol by symbol detection
- H04L25/061—Dc level restoring means; Bias distortion correction ; Decision circuits providing symbol by symbol detection providing hard decisions only; arrangements for tracking or suppressing unwanted low frequency components, e.g. removal of dc offset
- H04L25/062—Setting decision thresholds using feedforward techniques only
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
- H04L12/40—Bus networks
- H04L2012/40208—Bus networks characterized by the use of a particular bus standard
- H04L2012/40215—Controller Area Network CAN
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Power Engineering (AREA)
- Dc Digital Transmission (AREA)
- Logic Circuits (AREA)
- Amplifiers (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP04102025 | 2004-05-11 | ||
PCT/IB2005/051499 WO2005109776A1 (en) | 2004-05-11 | 2005-05-09 | Circuit arrangement and method of operating such circuit arrangement |
Publications (1)
Publication Number | Publication Date |
---|---|
DE602005019401D1 true DE602005019401D1 (de) | 2010-04-01 |
Family
ID=34966557
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE602005019401T Active DE602005019401D1 (de) | 2004-05-11 | 2005-05-09 | Schaltungsanordnung und verfahren zum betrieb einer solchen schaltungsanordnung |
Country Status (7)
Country | Link |
---|---|
US (1) | US7738566B2 (de) |
EP (1) | EP1751924B1 (de) |
JP (1) | JP2007537649A (de) |
CN (1) | CN100542118C (de) |
AT (1) | ATE458332T1 (de) |
DE (1) | DE602005019401D1 (de) |
WO (1) | WO2005109776A1 (de) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102010043484A1 (de) * | 2010-11-05 | 2012-05-10 | Robert Bosch Gmbh | Vorrichtung und Verfahren zur seriellen Datenübertragung mit hoher Datenrate |
TWI465033B (zh) | 2012-04-19 | 2014-12-11 | Ind Tech Res Inst | 射頻前端電路及其操作方法 |
US9965426B2 (en) * | 2015-01-07 | 2018-05-08 | Infineon Technologies Ag | System and method for a low emission network |
TWI594587B (zh) * | 2015-10-02 | 2017-08-01 | Receive circuit capable of receiving a wide range of common-mode input voltage | |
CN105281794B (zh) * | 2015-10-20 | 2017-10-31 | 晶焱科技股份有限公司 | 可接收超宽共模输入电压范围的接收电路 |
US10042807B2 (en) * | 2016-04-05 | 2018-08-07 | Infineon Technologies Ag | Differential bus receiver with four-quadrant input circuit |
US10771280B1 (en) * | 2019-02-20 | 2020-09-08 | Texas Instruments Incorporated | Low-power wake-up circuit for controller area network (CAN) transceiver |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3826774A1 (de) | 1988-08-06 | 1990-02-08 | Bosch Gmbh Robert | Netzwerkschnittstelle |
DE4108709B4 (de) * | 1991-03-16 | 2007-02-22 | Robert Bosch Gmbh | Empfangskomparator |
DE4229175A1 (de) * | 1992-09-02 | 1994-03-03 | Bosch Gmbh Robert | Netzwerkschnittstelle |
DE69425368T2 (de) * | 1994-04-15 | 2000-12-07 | Stmicroelectronics S.R.L., Agrate Brianza | Schaltung zur Verschiebung des Signalpegels von hohem auf ein niedriges Potential |
DE19503460C1 (de) * | 1995-02-03 | 1996-03-07 | Daimler Benz Ag | Fehlertolerante Endstufe für ein digitales Zweileiterbus-Datenkommunikationssystem |
JPH08228142A (ja) * | 1995-02-22 | 1996-09-03 | Oki Electric Ind Co Ltd | 信号レベルシフト装置 |
GB9712690D0 (en) * | 1997-06-18 | 1997-08-20 | Scimat Ltd | Non-woven fabric treatment |
US6111431A (en) * | 1998-05-14 | 2000-08-29 | National Semiconductor Corporation | LVDS driver for backplane applications |
KR100665414B1 (ko) * | 1999-04-28 | 2007-01-04 | 코닌클리즈케 필립스 일렉트로닉스 엔.브이. | 통신 버스로부터의 신호 내의 공통 모드 성분을 억제하는 회로 |
DE10061945A1 (de) * | 2000-12-13 | 2002-07-18 | Bosch Gmbh Robert | Busschnittstelle und Verfahren zum Ankoppeln eines Busteilnehmers an einen Bus |
US7058131B2 (en) * | 2001-11-08 | 2006-06-06 | International Business Machines Corporation | Signal transmission system with programmable voltage reference |
US6674312B2 (en) * | 2002-03-15 | 2004-01-06 | Synthesys | Differential signal reception device and method for supporting variable threshold levels |
US7113759B2 (en) * | 2002-08-28 | 2006-09-26 | Texas Instruments Incorporated | Controller area network transceiver having capacitive balancing circuit for improved receiver common-mode rejection |
US7183896B2 (en) * | 2004-01-13 | 2007-02-27 | Temic Automotive Of North America, Inc. | Wake-up circuit |
-
2005
- 2005-05-09 EP EP05735281A patent/EP1751924B1/de not_active Not-in-force
- 2005-05-09 JP JP2007512681A patent/JP2007537649A/ja not_active Withdrawn
- 2005-05-09 WO PCT/IB2005/051499 patent/WO2005109776A1/en not_active Application Discontinuation
- 2005-05-09 CN CNB2005800151477A patent/CN100542118C/zh not_active Expired - Fee Related
- 2005-05-09 DE DE602005019401T patent/DE602005019401D1/de active Active
- 2005-05-09 AT AT05735281T patent/ATE458332T1/de not_active IP Right Cessation
- 2005-05-09 US US11/579,896 patent/US7738566B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
EP1751924A1 (de) | 2007-02-14 |
JP2007537649A (ja) | 2007-12-20 |
CN1954558A (zh) | 2007-04-25 |
US20070217548A1 (en) | 2007-09-20 |
ATE458332T1 (de) | 2010-03-15 |
WO2005109776A1 (en) | 2005-11-17 |
EP1751924B1 (de) | 2010-02-17 |
US7738566B2 (en) | 2010-06-15 |
CN100542118C (zh) | 2009-09-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ATE458332T1 (de) | Schaltungsanordnung und verfahren zum betrieb einer solchen schaltungsanordnung | |
ATE548733T1 (de) | Eingangs-ausgangs-modul, verarbeitungsplattform und verfahren zur erweiterung einer speicherschnittstelle für eingangs-ausgangs- operationen | |
WO2005111800A3 (en) | Masking within a data processing system having applicability for a development interface | |
DE502005008758D1 (de) | Botschaftsverwalter und verfahren zur steuerung dees kommunikationsbausteins | |
ATE544154T1 (de) | Verfahren und vorrichtung für eine blinde sram- zelle | |
ATE219263T1 (de) | Verfahren zur reparatur von integrierten schaltkreisen | |
DE502005011331D1 (de) | Verfahren und kommunikationssystem zur übertragung von informationen in einem kraftfahrzeug | |
DE602006002022D1 (de) | Verfahren und Vorrichtung zur Datensendung zwischen USB-Kunden | |
WO2015044329A3 (en) | Testing of a substation automation system | |
ATE484791T1 (de) | Bit-generator | |
WO2007112032A3 (en) | Fpga routing with reservation for long lines and sharing long lines | |
CN105827321A (zh) | 多载波光通信系统中的非线性补偿方法、装置和系统 | |
DE502005005287D1 (de) | Verfahren und vorrichtung zur erzeugung eines modussignals bei einem rechnersystem mit mehreren komponenten | |
WO2010025205A3 (en) | Method and apparatus to combine power and control signals in a mobile computing device | |
ATE533281T1 (de) | Integriertes einschaltsystem und verfahren sowie integriertes einschaltmodul | |
ATE497315T1 (de) | Verfahren und vorrichtungen zur bereitstellung von benetzungsstrom | |
WO2007017395A3 (de) | Verfahren und vorrichtung zum vergleich von daten bei einem rechnersystem mit wenigstens zwei ausführungseinheiten | |
DE60226001D1 (de) | Vorverzerrungsschema | |
TW200703356A (en) | Data output device and method of semiconductor device | |
GB2467705A (en) | Modifying system routing information in link based systems | |
ATE415742T1 (de) | Datenübertrasgungssystem und -verfahren in einer elektronischen schaltung | |
ATE539525T1 (de) | Verfahren zum austausch von parametrier- und konfigurierdaten zwischen einem konfigurier- oder managementsystem und einem feldgerät | |
JP2007537649A5 (de) | ||
ATE415769T1 (de) | Verfahren und anordnung zur transparenten vermittlung des datenverkehrs zwischen datenverarbeitungseinrichtungen sowie ein entsprechendes computerprogamm-erzeugnis und ein entsprechendes computerlesbares speichermedium | |
ATE540342T1 (de) | Serielles bussystem, teilnehmervorrichtung und an die teilnehmervorrichtung anschliessbare eingabe- /ausgabekarte |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition |