DE602005017038D1 - Schnittstelleneinrichtung zum debuggen und/oder tracen eines computersystems mit einem oder mehreren mastern und einem oder mehreren slaves, die zusammenarbeiten - Google Patents
Schnittstelleneinrichtung zum debuggen und/oder tracen eines computersystems mit einem oder mehreren mastern und einem oder mehreren slaves, die zusammenarbeitenInfo
- Publication number
- DE602005017038D1 DE602005017038D1 DE602005017038T DE602005017038T DE602005017038D1 DE 602005017038 D1 DE602005017038 D1 DE 602005017038D1 DE 602005017038 T DE602005017038 T DE 602005017038T DE 602005017038 T DE602005017038 T DE 602005017038T DE 602005017038 D1 DE602005017038 D1 DE 602005017038D1
- Authority
- DE
- Germany
- Prior art keywords
- master
- interface device
- debugging
- tracing
- computer system
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 230000015654 memory Effects 0.000 abstract 6
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/36—Preventing errors by testing or debugging software
- G06F11/362—Software debugging
- G06F11/3648—Software debugging using additional hardware
- G06F11/3656—Software debugging using additional hardware using a specific debug interface
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
- G06F9/5005—Allocation of resources, e.g. of the central processing unit [CPU] to service a request
- G06F9/5011—Allocation of resources, e.g. of the central processing unit [CPU] to service a request the resources being hardware resources other than CPUs, Servers and Terminals
- G06F9/5016—Allocation of resources, e.g. of the central processing unit [CPU] to service a request the resources being hardware resources other than CPUs, Servers and Terminals the resource being the memory
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Software Systems (AREA)
- Quality & Reliability (AREA)
- Debugging And Monitoring (AREA)
- Bus Control (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP04300375 | 2004-06-14 | ||
PCT/IB2005/051873 WO2005124556A2 (en) | 2004-06-14 | 2005-06-08 | Interface device for debugging and/or tracing a computer system comprising one or multiple masters and one or multiple slaves working together. |
Publications (1)
Publication Number | Publication Date |
---|---|
DE602005017038D1 true DE602005017038D1 (de) | 2009-11-19 |
Family
ID=35427562
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE602005017038T Active DE602005017038D1 (de) | 2004-06-14 | 2005-06-08 | Schnittstelleneinrichtung zum debuggen und/oder tracen eines computersystems mit einem oder mehreren mastern und einem oder mehreren slaves, die zusammenarbeiten |
Country Status (7)
Country | Link |
---|---|
US (1) | US7660963B2 (de) |
EP (1) | EP1761851B1 (de) |
JP (1) | JP2008502974A (de) |
CN (1) | CN100437512C (de) |
AT (1) | ATE445186T1 (de) |
DE (1) | DE602005017038D1 (de) |
WO (1) | WO2005124556A2 (de) |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1947569A1 (de) * | 2007-01-22 | 2008-07-23 | ZealCore Embedded Solutions AB | Verfahren und Vorrichtung zur Zuordnung von Speicherraum für Ablaufdaten während der Fehlersuche eines Computerprogramms |
GB2477936B (en) | 2010-02-17 | 2016-02-10 | Advanced Risc Mach Ltd | Trace data priority selection |
US9184987B2 (en) * | 2011-02-23 | 2015-11-10 | Tyco Fire & Security Gmbh | System and method for automatic configuration of master/slave devices on a network |
JP5888177B2 (ja) * | 2012-08-09 | 2016-03-16 | 富士通株式会社 | 演算処理装置及び演算処理装置の制御方法 |
JP2014203111A (ja) * | 2013-04-01 | 2014-10-27 | 三菱電機株式会社 | 先入れ先出し(fifo)メモリ再構成装置 |
CN104915288A (zh) * | 2014-03-13 | 2015-09-16 | 阿里巴巴集团控股有限公司 | 测试方法及装置 |
US9568547B2 (en) * | 2015-03-17 | 2017-02-14 | Intel Corporation | Method, apparatus and system for dynamic bandwidth management in systems |
WO2017015222A1 (en) | 2015-07-20 | 2017-01-26 | Lattice Semiconductor Corporation | Low-speed bus time stamp methods and circuitry |
US10795750B2 (en) * | 2017-06-04 | 2020-10-06 | Apple Inc. | Auto bug capture |
CN111831330B (zh) * | 2020-07-10 | 2022-02-01 | 深圳致星科技有限公司 | 用于联邦学习的异构计算系统设备交互方案 |
CN113556294A (zh) * | 2021-06-01 | 2021-10-26 | 水发兴业能源(珠海)有限公司 | 数据收发方法、数据收发装置、服务器及存储介质 |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4603382A (en) * | 1984-02-27 | 1986-07-29 | International Business Machines Corporation | Dynamic buffer reallocation |
AU591702B2 (en) | 1985-09-17 | 1989-12-14 | Motorola, Inc. | Network data flow control technique |
JPH02117243A (ja) * | 1988-10-27 | 1990-05-01 | Toshiba Corp | パケット通信装置 |
US5642478A (en) * | 1994-12-29 | 1997-06-24 | International Business Machines Corporation | Distributed trace data acquisition system |
US5848264A (en) | 1996-10-25 | 1998-12-08 | S3 Incorporated | Debug and video queue for multi-processor chip |
KR100216368B1 (ko) * | 1997-06-11 | 1999-08-16 | 윤종용 | Atm 스위치에서 셀 손실율 개선을 위한 역방향압력 신호를 이용한 입력 버퍼 제어기 장치 및 논리버퍼 크기 결정알고리즘 |
US6618775B1 (en) * | 1997-08-15 | 2003-09-09 | Micron Technology, Inc. | DSP bus monitoring apparatus and method |
KR100311619B1 (ko) * | 1998-09-07 | 2001-12-17 | 서평원 | 분산처리 시스템에서 프로세서간 메시지 송수신 방법 |
US6408433B1 (en) | 1999-04-23 | 2002-06-18 | Sun Microsystems, Inc. | Method and apparatus for building calling convention prolog and epilog code using a register allocator |
US6678813B1 (en) * | 1999-10-28 | 2004-01-13 | Hewlett-Packard Development Company, L.P. | Dynamically adaptive buffer mechanism |
KR100436365B1 (ko) * | 2001-06-23 | 2004-06-18 | 삼성전자주식회사 | 비동기전송모드 기반의 트래픽 유형에 따른 지연적응적스케줄링 장치 및 방법 |
US6795360B2 (en) * | 2001-08-23 | 2004-09-21 | Integrated Device Technology, Inc. | Fifo memory devices that support all four combinations of DDR or SDR write modes with DDR or SDR read modes |
GB2379586A (en) * | 2001-09-06 | 2003-03-12 | Zarlink Semiconductor Ltd | Processing requests for service using FIFO queues |
KR100724438B1 (ko) | 2001-12-26 | 2007-06-04 | 엘지전자 주식회사 | 기지국 모뎀의 메모리 제어장치 |
JP2003258805A (ja) * | 2002-02-28 | 2003-09-12 | Toshiba Corp | バッファ制御装置及びバッファ制御方法 |
-
2005
- 2005-06-08 EP EP05749080A patent/EP1761851B1/de active Active
- 2005-06-08 CN CNB2005800194241A patent/CN100437512C/zh not_active Expired - Fee Related
- 2005-06-08 US US11/629,897 patent/US7660963B2/en not_active Expired - Fee Related
- 2005-06-08 WO PCT/IB2005/051873 patent/WO2005124556A2/en not_active Application Discontinuation
- 2005-06-08 AT AT05749080T patent/ATE445186T1/de not_active IP Right Cessation
- 2005-06-08 JP JP2007516099A patent/JP2008502974A/ja not_active Withdrawn
- 2005-06-08 DE DE602005017038T patent/DE602005017038D1/de active Active
Also Published As
Publication number | Publication date |
---|---|
WO2005124556A2 (en) | 2005-12-29 |
ATE445186T1 (de) | 2009-10-15 |
JP2008502974A (ja) | 2008-01-31 |
EP1761851A2 (de) | 2007-03-14 |
EP1761851B1 (de) | 2009-10-07 |
WO2005124556A3 (en) | 2006-11-30 |
US7660963B2 (en) | 2010-02-09 |
CN100437512C (zh) | 2008-11-26 |
CN1969262A (zh) | 2007-05-23 |
US20080046674A1 (en) | 2008-02-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE602005017038D1 (de) | Schnittstelleneinrichtung zum debuggen und/oder tracen eines computersystems mit einem oder mehreren mastern und einem oder mehreren slaves, die zusammenarbeiten | |
Cavicchioli et al. | Memory interference characterization between CPU cores and integrated GPUs in mixed-criticality platforms | |
CN105426315B (zh) | 实体储存对照表维护方法以及使用该方法的装置 | |
CN102708009B (zh) | 一种基于cuda实现多任务共享gpu的方法 | |
CN104714785A (zh) | 任务调度装置、方法及并行处理数据的设备 | |
Dashti et al. | Analyzing memory management methods on integrated CPU-GPU systems | |
ATE520075T1 (de) | Verfahren zum vorladen von konfigurationen eines umkonfigurierbaren heterogenen systems zur informationsverarbeitung in eine speicherhierarchie | |
JP2015519654A5 (de) | ||
CN108459906B (zh) | 一种vcpu线程的调度方法及装置 | |
ATE543308T1 (de) | Verfahren und vorrichtung zur datenverarbeitung anhand von warteschlangen | |
CN102760106A (zh) | Pci学业数据挖掘芯片及其运行方法 | |
US20230185991A1 (en) | Multi-processor simulation on a multi-core machine | |
Calderón et al. | Understanding and exploiting the internals of GPU resource allocation for critical systems | |
Caulfield et al. | Gordon: An improved architecture for data-intensive applications | |
RU2012120848A (ru) | Электронный блок управления, имеющий ядро, работающее в реальном масштабе времени и управляющее разбиением на разделы | |
DE502004005875D1 (de) | Verfahren und vorrichtung zur sicherung von konsistenten speicherinhalten in redundanten speichereinheiten | |
JP2017173522A5 (de) | ||
FR2961923B1 (fr) | Dispositif, chaine et procede de traitement de donnees, et programme d'ordinateur correspondant | |
US9658976B2 (en) | Data writing system and method for DMA | |
de la Chevallerie et al. | Integrating FPGA-based processing elements into a runtime for parallel heterogeneous computing | |
EP3343370A1 (de) | Verfahren zur verarbeitung eines opencl-kernel und datenverarbeitungsvorrichtung dafür | |
CN102375702A (zh) | 存储器管理设备、存储器管理方法及其程序 | |
RU154755U1 (ru) | Вычислительный модуль | |
Gracioli et al. | Towards a shared-data-aware multicore real-time scheduler | |
Heinecke et al. | Porting existing cache-oblivious linear algebra HPC modules to Larrabee architecture |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
R082 | Change of representative |
Ref document number: 1761851 Country of ref document: EP Representative=s name: MUELLER-BORE & PARTNER PATENTANWAELTE, EUROPEA, DE |