DE602005015580D1 - Kommadetektion im infiniband - Google Patents

Kommadetektion im infiniband

Info

Publication number
DE602005015580D1
DE602005015580D1 DE602005015580T DE602005015580T DE602005015580D1 DE 602005015580 D1 DE602005015580 D1 DE 602005015580D1 DE 602005015580 T DE602005015580 T DE 602005015580T DE 602005015580 T DE602005015580 T DE 602005015580T DE 602005015580 D1 DE602005015580 D1 DE 602005015580D1
Authority
DE
Germany
Prior art keywords
data
serial data
parallel
deserialiser
serialiser
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
DE602005015580T
Other languages
English (en)
Inventor
Magne Sandven
Brian Manula
Morten Schanke
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sun Microsystems Inc
Original Assignee
Sun Microsystems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sun Microsystems Inc filed Critical Sun Microsystems Inc
Publication of DE602005015580D1 publication Critical patent/DE602005015580D1/de
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/0602—Systems characterised by the synchronising information used
    • H04J3/0605—Special codes used as synchronising signal
    • H04J3/0608—Detectors therefor, e.g. correlators, state machines
DE602005015580T 2004-06-08 2005-05-13 Kommadetektion im infiniband Active DE602005015580D1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/863,374 US7210056B2 (en) 2004-06-08 2004-06-08 Low latency comma detection and clock alignment
PCT/US2005/016775 WO2005125069A1 (en) 2004-06-08 2005-05-13 Comma detection in infiniband

Publications (1)

Publication Number Publication Date
DE602005015580D1 true DE602005015580D1 (de) 2009-09-03

Family

ID=34981816

Family Applications (1)

Application Number Title Priority Date Filing Date
DE602005015580T Active DE602005015580D1 (de) 2004-06-08 2005-05-13 Kommadetektion im infiniband

Country Status (5)

Country Link
US (1) US7210056B2 (de)
EP (1) EP1754329B1 (de)
AT (1) ATE437490T1 (de)
DE (1) DE602005015580D1 (de)
WO (1) WO2005125069A1 (de)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7653769B2 (en) * 2006-12-14 2010-01-26 International Business Machines Corporation Management of devices connected to infiniband ports
US9959544B2 (en) * 2003-05-22 2018-05-01 International Business Machines Corporation Updating an application on a smart card and displaying an advertisement
US7555002B2 (en) * 2003-11-06 2009-06-30 International Business Machines Corporation Infiniband general services queue pair virtualization for multiple logical ports on a single physical port
US7428598B2 (en) * 2003-11-20 2008-09-23 International Business Machines Corporation Infiniband multicast operation in an LPAR environment
US7571377B2 (en) * 2005-12-22 2009-08-04 International Business Machines Corporation Method and apparatus for transmitting data in an integrated circuit
US20070208980A1 (en) * 2006-01-30 2007-09-06 Peter Gregorius Method of transmitting data between different clock domains
US7574429B1 (en) * 2006-06-26 2009-08-11 At&T Intellectual Property Ii, L.P. Method for indexed-field based difference detection and correction
US7676623B2 (en) * 2006-12-14 2010-03-09 International Business Machines Corporation Management of proprietary devices connected to infiniband ports
US8358227B2 (en) * 2007-11-06 2013-01-22 GM Global Technology Operations LLC Multi-cell voltage secure data encoding in hybrid vehicles
US7974278B1 (en) 2007-12-12 2011-07-05 Integrated Device Technology, Inc. Packet switch with configurable virtual channels
US7907625B1 (en) * 2008-08-04 2011-03-15 Integrated Device Technology, Inc. Power reduction technique for buffered crossbar switch
US8842518B2 (en) 2010-09-17 2014-09-23 Oracle International Corporation System and method for supporting management network interface card port failover in a middleware machine environment
US9270650B2 (en) 2011-06-03 2016-02-23 Oracle International Corporation System and method for providing secure subnet management agent (SMA) in an infiniband (IB) network
US8713649B2 (en) * 2011-06-03 2014-04-29 Oracle International Corporation System and method for providing restrictions on the location of peer subnet manager (SM) instances in an infiniband (IB) network
US8856420B2 (en) * 2011-12-27 2014-10-07 Intel Corporation Multi-protocol I/O interconnect flow control
EP2850811B1 (de) 2012-05-10 2020-10-07 Oracle International Corporation System und verfahren zur unterstützung einer subnetzmanager (sm)-master-verhandlung in einer netzwerkumgebung
US9401963B2 (en) 2012-06-04 2016-07-26 Oracle International Corporation System and method for supporting reliable connection (RC) based subnet administrator (SA) access in an engineered system for middleware and application execution
US9665719B2 (en) 2012-06-04 2017-05-30 Oracle International Corporation System and method for supporting host-based firmware upgrade of input/output (I/O) devices in a middleware machine environment
CN113495849A (zh) * 2020-04-08 2021-10-12 慧荣科技股份有限公司 物理层的数据流切割装置及方法

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3094973B2 (ja) 1997-11-06 2000-10-03 日本電気株式会社 信号同期検出回路
US6201829B1 (en) * 1998-04-03 2001-03-13 Adaptec, Inc. Serial/parallel GHZ transceiver with pseudo-random built in self test pattern generator
US6407682B1 (en) * 2000-06-30 2002-06-18 Intel Corporation High speed serial-deserializer receiver
WO2002089405A2 (en) 2001-04-27 2002-11-07 The Boeing Company Fibre channel transceiver
TW564623B (en) 2002-02-22 2003-12-01 Via Tech Inc Device and method for comma detection and word alignment in serial transmission
US7187709B1 (en) 2002-03-01 2007-03-06 Xilinx, Inc. High speed configurable transceiver architecture

Also Published As

Publication number Publication date
EP1754329B1 (de) 2009-07-22
US7210056B2 (en) 2007-04-24
ATE437490T1 (de) 2009-08-15
EP1754329A1 (de) 2007-02-21
US20050273641A1 (en) 2005-12-08
WO2005125069A1 (en) 2005-12-29

Similar Documents

Publication Publication Date Title
DE602005015580D1 (de) Kommadetektion im infiniband
CN106385256B (zh) 具有存储同步识别功能的多通道并行采集系统
TW200700755A (en) System and scanout circuits with error resilience circuit
TW200618476A (en) Flip flop circuit & same with scan function
WO2004082143A3 (en) Multi-frequency synchronizing clock signal generator
DE60209892D1 (de) Synchroner empfänger mit digital gesteuerter phasenschiebeeinheit (dll) und takterkennung
WO2007112360A3 (en) Improved digital trigger
TW200536272A (en) Delay locked loop (DLL) using an oscillator and a counter and a clock synchronizing method
TW200637149A (en) Clock converting device and testing device
HUP0200283A2 (hu) Rugalmas interfész berendezés és hozzá eljárás
CN201663588U (zh) 一种实现多相位时钟分数分频的装置
TW200629850A (en) Clock extraction circuit
TWI266336B (en) Device for controlling data output for high-speed memory device and method thereof
US20140292402A1 (en) Syncless unit interval variation tolerant pwm receiver circuit, system and method
TW200644435A (en) Digital lock detector for phase-locked loop
EP1729418A3 (de) Taktdatenrückgewinnungsschaltung mit Sperren eines Schaltungskreises
EP1271284A3 (de) Taktsignalgeneratorsystem
JP2007086960A (ja) クロック切り替え回路
TW200518470A (en) Delay locked loop
WO2009072240A1 (ja) 電子機器
DE602004019040D1 (de) Verbesserungen für Datenrückgewinnungsschaltungen mit Überabtastung zu Wahl des besten Datenabtastwertes
GB0320076D0 (en) Error detection system for a FIFO memory
TW200509631A (en) Recovery of clock and data using quadrature clock signals
WO2007133971A3 (en) Method and system for processing music on a computer device
DE10318603B4 (de) Eingangsempfängerschaltung

Legal Events

Date Code Title Description
8364 No opposition during term of opposition