DE602004006708D1 - Steuergerät für einen Datenstromspeicher - Google Patents

Steuergerät für einen Datenstromspeicher

Info

Publication number
DE602004006708D1
DE602004006708D1 DE602004006708T DE602004006708T DE602004006708D1 DE 602004006708 D1 DE602004006708 D1 DE 602004006708D1 DE 602004006708 T DE602004006708 T DE 602004006708T DE 602004006708 T DE602004006708 T DE 602004006708T DE 602004006708 D1 DE602004006708 D1 DE 602004006708D1
Authority
DE
Germany
Prior art keywords
access
stream
control unit
data stream
stream memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE602004006708T
Other languages
English (en)
Inventor
John Deroo
Steve Metzger
Paul Phillips
Brian Ramelson
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sun Microsystems Inc
Original Assignee
Sun Microsystems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sun Microsystems Inc filed Critical Sun Microsystems Inc
Publication of DE602004006708D1 publication Critical patent/DE602004006708D1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
  • Image Input (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Stereo-Broadcasting Methods (AREA)
  • Circuits Of Receivers In General (AREA)
  • Information Transfer Systems (AREA)
DE602004006708T 2003-04-15 2004-04-15 Steuergerät für einen Datenstromspeicher Expired - Lifetime DE602004006708D1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10/414,431 US7069397B2 (en) 2003-04-15 2003-04-15 Stream based memory manager with function specific hardware logic for accessing data as a stream in memory

Publications (1)

Publication Number Publication Date
DE602004006708D1 true DE602004006708D1 (de) 2007-07-12

Family

ID=32962391

Family Applications (2)

Application Number Title Priority Date Filing Date
DE602004019314T Expired - Lifetime DE602004019314D1 (de) 2003-04-15 2004-04-15 Steuergerät für einen Datenstromspeicher
DE602004006708T Expired - Lifetime DE602004006708D1 (de) 2003-04-15 2004-04-15 Steuergerät für einen Datenstromspeicher

Family Applications Before (1)

Application Number Title Priority Date Filing Date
DE602004019314T Expired - Lifetime DE602004019314D1 (de) 2003-04-15 2004-04-15 Steuergerät für einen Datenstromspeicher

Country Status (4)

Country Link
US (1) US7069397B2 (de)
EP (2) EP1555620B1 (de)
AT (2) ATE422259T1 (de)
DE (2) DE602004019314D1 (de)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7547070B2 (en) * 2006-06-21 2009-06-16 Lear Corporation Seat fold actuator
GB2461716A (en) * 2008-07-09 2010-01-13 Advanced Risc Mach Ltd Monitoring circuitry for monitoring accesses to addressable locations in data processing apparatus that occur between the start and end events.
US8683145B2 (en) * 2009-11-09 2014-03-25 Microsoft Corporation Packed storage commands and storage command streams
CN103336750B (zh) * 2013-07-10 2015-10-28 广西科技大学 寻址与存储单元一体化双端口存储控制器
US10541814B2 (en) * 2017-11-08 2020-01-21 Wickr Inc. End-to-end encryption during a secure communication session
US10778432B2 (en) 2017-11-08 2020-09-15 Wickr Inc. End-to-end encryption during a secure communication session
US10855440B1 (en) 2017-11-08 2020-12-01 Wickr Inc. Generating new encryption keys during a secure communication session
US11101999B2 (en) 2017-11-08 2021-08-24 Amazon Technologies, Inc. Two-way handshake for key establishment for secure communications

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5544327A (en) * 1994-03-01 1996-08-06 International Business Machines Corporation Load balancing in video-on-demand servers by allocating buffer to streams with successively larger buffer requirements until the buffer requirements of a stream can not be satisfied
US5490113A (en) * 1994-06-15 1996-02-06 Digital Equipment Corporation Memory stream buffer
US5627994A (en) * 1994-07-29 1997-05-06 International Business Machines Corporation Method for the assignment of request streams to cache memories
US5737565A (en) * 1995-08-24 1998-04-07 International Business Machines Corporation System and method for diallocating stream from a stream buffer
US6151658A (en) * 1998-01-16 2000-11-21 Advanced Micro Devices, Inc. Write-buffer FIFO architecture with random access snooping capability
GB9821800D0 (en) 1998-10-06 1998-12-02 Sgs Thomson Microelectronics Data transfer
US6330645B1 (en) * 1998-12-21 2001-12-11 Cisco Technology, Inc. Multi-stream coherent memory controller apparatus and method
US20020002608A1 (en) * 1998-12-22 2002-01-03 Bill John Aspromonte Network device management system
US20020073218A1 (en) 1998-12-23 2002-06-13 Bill J. Aspromonte Stream device management system for multimedia clients in a broadcast network architecture
US6535209B1 (en) * 1999-03-17 2003-03-18 Nvidia Us Investments Co. Data stream splitting and storage in graphics data processing
US6807602B1 (en) * 2000-10-30 2004-10-19 Hewlett-Packard Development Company, L.P. System and method for mapping bus addresses to memory locations utilizing access keys and checksums
US6668313B2 (en) * 2001-12-21 2003-12-23 Agere Systems, Inc. Memory system for increased bandwidth

Also Published As

Publication number Publication date
EP1471430A3 (de) 2005-03-09
EP1555620B1 (de) 2007-05-30
US7069397B2 (en) 2006-06-27
EP1555620A1 (de) 2005-07-20
DE602004019314D1 (de) 2009-03-19
ATE422259T1 (de) 2009-02-15
EP1471430A2 (de) 2004-10-27
EP1471430B1 (de) 2009-02-04
US20040210725A1 (en) 2004-10-21
ATE363685T1 (de) 2007-06-15

Similar Documents

Publication Publication Date Title
DE602004028220D1 (de) Speicherkarte mit mehreren protokollen
DE60116060D1 (de) Rekonfigurierbare logik für einen rechner
EP2393086A3 (de) Speichermodul mit verminderter Zugriffsgranularität
WO2003075561A3 (en) Positive parental control
WO2004095212A3 (en) Memory management in a data processing system
WO2006055497A3 (en) Command controlling different operations in different chips
WO2007008325A3 (en) Memory architecture with advanced main-bitline partitioning circuitry for enhanced erase/program/verify operations
TW200643970A (en) Memory interface for volatile and non-volatile memory devices
MY158276A (en) Method and device for reduced read latency of non-volatile memory
WO2005076281A8 (en) Nonvolatile memory
WO2008017006A3 (en) Double data rate test interface and architecture
ATE377794T1 (de) Speicherschaltung mit nichtflüchtigem ram und ram
TW200637277A (en) Providing access to data shared by packet processing threads
DE602004006708D1 (de) Steuergerät für einen Datenstromspeicher
DE602005017923D1 (de) Schreibschutz durch verwendung eines zweisignal-stlement mit parameteränderungsfähigkeit, chipauswahl und wählbares schreiben in nichtflüchtigem speicher
EP1632952A3 (de) Mikrokontrollergesteuerte nichtflüchtige Speicheranordnung
WO2003100600A3 (en) An address generation unit for a processor
TW200834321A (en) Mechanism to generate logically dedicated read and write channels in a memory controller
WO2006026681A3 (en) Mechanism for flowing local variables across a plurality of code blocks
TW200601351A (en) Semiconductor memory device having test mode for data access time
DE60329172D1 (de) Abbildung von datenmasken in hardware durch steuerungsprogrammierung
WO2007078552A3 (en) Computer architecture for providing physical separation of computing processes
WO2002095592A3 (en) Method and apparatus to provide real-time access to flash memory features
WO2008004216A3 (en) Multi-bit-per-cell flash memory device with an extended set of commands
TW200623116A (en) Method of controlling mode register set operation in memory device and circuit thereof

Legal Events

Date Code Title Description
8332 No legal effect for de