DE60117048D1 - Schaltung zum empfangen und ansteuern eines taktsignals - Google Patents

Schaltung zum empfangen und ansteuern eines taktsignals

Info

Publication number
DE60117048D1
DE60117048D1 DE60117048T DE60117048T DE60117048D1 DE 60117048 D1 DE60117048 D1 DE 60117048D1 DE 60117048 T DE60117048 T DE 60117048T DE 60117048 T DE60117048 T DE 60117048T DE 60117048 D1 DE60117048 D1 DE 60117048D1
Authority
DE
Germany
Prior art keywords
controlling
circuit
receiving
clock signal
clock
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60117048T
Other languages
English (en)
Other versions
DE60117048T2 (de
Inventor
Oliver Kiehl
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qimonda AG
Original Assignee
Infineon Technologies AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Infineon Technologies AG filed Critical Infineon Technologies AG
Application granted granted Critical
Publication of DE60117048D1 publication Critical patent/DE60117048D1/de
Publication of DE60117048T2 publication Critical patent/DE60117048T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/16—Modifications for eliminating interference voltages or currents
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00346—Modifications for eliminating interference or parasitic voltages or currents
    • H03K19/00361—Modifications for eliminating interference or parasitic voltages or currents in field effect transistor circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/16—Modifications for eliminating interference voltages or currents
    • H03K17/161—Modifications for eliminating interference voltages or currents in field-effect transistor switches
    • H03K17/165—Modifications for eliminating interference voltages or currents in field-effect transistor switches by feedback from the output circuit to the control circuit
    • H03K17/166—Soft switching
    • H03K17/167—Soft switching using parallel switching arrangements

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Amplifiers (AREA)
  • Logic Circuits (AREA)
  • Manipulation Of Pulses (AREA)
DE60117048T 2000-11-30 2001-11-08 Schaltung zum empfangen und ansteuern eines taktsignals Expired - Lifetime DE60117048T2 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US09/726,889 US6489809B2 (en) 2000-11-30 2000-11-30 Circuit for receiving and driving a clock-signal
US726889 2000-11-30
PCT/US2001/046857 WO2002045267A1 (en) 2000-11-30 2001-11-08 Circuit for receiving and driving a clock-signal

Publications (2)

Publication Number Publication Date
DE60117048D1 true DE60117048D1 (de) 2006-04-13
DE60117048T2 DE60117048T2 (de) 2006-09-21

Family

ID=24920444

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60117048T Expired - Lifetime DE60117048T2 (de) 2000-11-30 2001-11-08 Schaltung zum empfangen und ansteuern eines taktsignals

Country Status (5)

Country Link
US (1) US6489809B2 (de)
EP (1) EP1352472B1 (de)
KR (1) KR100860418B1 (de)
DE (1) DE60117048T2 (de)
WO (1) WO2002045267A1 (de)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6646472B1 (en) * 2002-05-28 2003-11-11 Sun Microsystems, Inc. Clock power reduction technique using multi-level voltage input clock driver
US6696861B1 (en) * 2002-11-01 2004-02-24 Texas Instruments Incorporated Switch mode regulator controller using hybrid technique
US20080054943A1 (en) * 2006-09-06 2008-03-06 Ravindraraj Ramaraju Variable switching point circuit
WO2009085910A1 (en) * 2007-12-21 2009-07-09 Cypress Semiconductor Corporation Phase control for hysteretic controller
US8487547B2 (en) * 2008-04-24 2013-07-16 Cypress Semiconductor Corporation Lighting assembly, circuits and methods
US9179509B2 (en) * 2008-04-24 2015-11-03 Google Inc. Light emitting diode assembly
US7911232B2 (en) * 2008-04-30 2011-03-22 B & Plus K.K. Input/output signal controller
US8253339B1 (en) 2010-07-16 2012-08-28 Kedar Godbole Lighting element failure detection devices and methods for power switching based systems
US20130076424A1 (en) 2011-09-23 2013-03-28 Qualcomm Incorporated System and method for reducing cross coupling effects
US9564900B2 (en) * 2015-04-16 2017-02-07 Taiwan Semiconductor Manufacturing Co., Ltd. Supply boost device
US20230238960A1 (en) * 2022-01-26 2023-07-27 Airoha Technology Corp. Output driver using feedback network for slew rate reduction and associated output driving method

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4431930A (en) 1981-10-05 1984-02-14 National Semiconductor Corporation Digital time domain noise filter
US4575859A (en) 1984-03-23 1986-03-11 At&T Teletype Corporation Receiver for digital signals
JPS61118023A (ja) * 1984-11-14 1986-06-05 Toshiba Corp Ｍｏｓ型半導体集積回路の入力ゲ−ト回路
US4745365A (en) 1986-12-31 1988-05-17 Grumman Aerospace Corporation Digital receiver with dual references
US4775807A (en) 1987-06-29 1988-10-04 International Business Machines Corp. Single ended receiver circuit with hysteresis
DE3879202D1 (de) 1988-08-30 1993-04-15 Siemens Ag Verfahren und schaltungsanordnung fuer eine digitale regelung der phase von abtasttaktimpulsen.
EP0499673B1 (de) 1991-02-21 1996-05-08 Siemens Aktiengesellschaft Regelschaltung für einen Substratvorspannungsgenerator
US5128555A (en) 1991-03-18 1992-07-07 Motorola, Inc. Pulsed CMOS logic circuit having selectable rise and fall times
US5426376A (en) * 1993-04-23 1995-06-20 Vlsi Technology, Inc. Noise isolated I/O buffer that uses two separate power supplies
US5655113A (en) * 1994-07-05 1997-08-05 Monolithic System Technology, Inc. Resynchronization circuit for a memory system and method of operating same
JP2792475B2 (ja) 1995-07-25 1998-09-03 日本電気株式会社 入力バッファ
JP2743878B2 (ja) * 1995-08-30 1998-04-22 日本電気株式会社 入力バッファ回路
KR100246336B1 (ko) * 1997-03-22 2000-03-15 김영환 메모리의 출력회로
KR100266011B1 (ko) * 1997-10-01 2000-09-15 김영환 히스테리시스입력버퍼
EP1071215A1 (de) * 1999-07-19 2001-01-24 STMicroelectronics S.r.l. Eingangsstufe mit dynamischer Hysteresis
US6275082B1 (en) * 2000-03-06 2001-08-14 Infineon Technologies Ag Receiver with switched current feedback for controlled hysteresis

Also Published As

Publication number Publication date
KR20030066686A (ko) 2003-08-09
EP1352472A1 (de) 2003-10-15
EP1352472B1 (de) 2006-02-01
DE60117048T2 (de) 2006-09-21
WO2002045267A9 (en) 2002-08-01
WO2002045267A1 (en) 2002-06-06
US20020135396A1 (en) 2002-09-26
KR100860418B1 (ko) 2008-09-25
US6489809B2 (en) 2002-12-03

Similar Documents

Publication Publication Date Title
NO20025574D0 (no) Anordning og fremgangsmåte for komplettering av en flergrenet brönn
SG102043A1 (en) Shift register for pulse-cut clock signal
GB2397733B (en) Clock recovery circuitry
DE60220300D1 (de) Schaltung zur detektion eines taktsignalverlusts und verfahren dazu
DE60121257D1 (de) Schieberegister und elektronisches Gerät
DE60018163D1 (de) Analogdigitale Pulsbreitenmodulatorsteuerschaltung
DE60131310D1 (de) Zeithaltendes Gerät und Kontrollverfahren dafür
IL134026A0 (en) Circuitry for signal measurement
DE60117048D1 (de) Schaltung zum empfangen und ansteuern eines taktsignals
DE60031742D1 (de) Schaltung und Verfahren zur Steuerung eines Taktsignals und synchrone Verzögerungsschaltung
DE60033534D1 (de) Ventilsteuerungsvorrichtung
DE50105519D1 (de) Vorrichtung zum Aufnehmen von Mikrodissektaten
DE60019895D1 (de) Vorrichtung zum funkenerosiven bearbeiten
DE60141869D1 (de) Vorrichtung zum Generieren eines Taktsignals
DE1152577T1 (de) Schaltung zur taktrückgewinnung
DE69933163D1 (de) Schaltung zum Erzeugen eines Steuersignals
GB0026033D0 (en) Modified clock signal generator
DE50101271D1 (de) Schaltungsanordnung zum entlasteten schalten und verfahren
DE60128608D1 (de) Regenerierungstaktschaltung
GB0328062D0 (en) A flushable free register list
GB0029420D0 (en) Method of linerising a signal
DE60138151D1 (de) Elektronisches Uhrwerk
EP1223482A4 (de) Elektronische uhr
NO20026065D0 (no) Prosesser for måling av dinofysistoksin og av yessotoksin
GB2368981B (en) Device for activating a siren

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8327 Change in the person/name/address of the patent owner

Owner name: QIMONDA AG, 81739 MUENCHEN, DE