DE60043116D1 - Errupts in einem kommunikationssystem - Google Patents

Errupts in einem kommunikationssystem

Info

Publication number
DE60043116D1
DE60043116D1 DE60043116T DE60043116T DE60043116D1 DE 60043116 D1 DE60043116 D1 DE 60043116D1 DE 60043116 T DE60043116 T DE 60043116T DE 60043116 T DE60043116 T DE 60043116T DE 60043116 D1 DE60043116 D1 DE 60043116D1
Authority
DE
Germany
Prior art keywords
interrupt
interrupts
priority
status bits
communications channel
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60043116T
Other languages
English (en)
Inventor
Imran Baqai
Jeffrey Jay Anderson
Michael A Nix
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Microsemi Semiconductor US Inc
Original Assignee
Zarlink Semiconductor US Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Zarlink Semiconductor US Inc filed Critical Zarlink Semiconductor US Inc
Application granted granted Critical
Publication of DE60043116D1 publication Critical patent/DE60043116D1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q3/00—Selecting arrangements
    • H04Q3/42—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker
    • H04Q3/54—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised
    • H04Q3/545—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised using a stored programme
    • H04Q3/54575—Software application
    • H04Q3/54591—Supervision, e.g. fault localisation, traffic measurements, avoiding errors, failure recovery, monitoring, statistical analysis
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/13053—Priority levels
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/13058—Interrupt request
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/1309—Apparatus individually associated with a subscriber line, line circuits
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/13092—Scanning of subscriber lines, monitoring
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/131—Register
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/13103—Memory
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/13106—Microprocessor, CPU
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/13109—Initializing, personal profile
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/1316—Service observation, testing
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/13162—Fault indication and localisation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/13178—Control signals
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/13292—Time division multiplexing, TDM
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/1332—Logic circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Mobile Radio Communication Systems (AREA)
  • Radar Systems Or Details Thereof (AREA)
  • Control Of Stepping Motors (AREA)
  • Bus Control (AREA)
  • Selective Calling Equipment (AREA)
  • Telephonic Communication Services (AREA)
DE60043116T 1999-09-28 2000-03-16 Errupts in einem kommunikationssystem Expired - Lifetime DE60043116D1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/406,936 US6553443B1 (en) 1999-09-28 1999-09-28 Method and apparatus for prioritizing interrupts in a communication system
PCT/US2000/006887 WO2001024548A1 (en) 1999-09-28 2000-03-16 Method and apparatus for prioritizing interrupts in a communication system

Publications (1)

Publication Number Publication Date
DE60043116D1 true DE60043116D1 (de) 2009-11-19

Family

ID=23609960

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60043116T Expired - Lifetime DE60043116D1 (de) 1999-09-28 2000-03-16 Errupts in einem kommunikationssystem

Country Status (5)

Country Link
US (1) US6553443B1 (de)
EP (1) EP1221265B1 (de)
AT (1) ATE445296T1 (de)
DE (1) DE60043116D1 (de)
WO (1) WO2001024548A1 (de)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7239695B2 (en) * 2000-12-29 2007-07-03 Legerity, Inc. Method and apparatus for detecting line card threshold
US6848015B2 (en) * 2001-11-30 2005-01-25 Hewlett-Packard Development Company, L.P. Arbitration technique based on processor task priority
US7260663B2 (en) * 2005-04-07 2007-08-21 International Business Machines Corporation System and method for presenting interrupts
US8225327B2 (en) * 2005-09-15 2012-07-17 International Business Machines Corporation Synchronizing access to a shared resource utilizing selective locking
JP5076967B2 (ja) * 2008-02-27 2012-11-21 富士通株式会社 情報処理システム、情報処理システムの制御方法、および情報処理システムの制御プログラム
US9460033B2 (en) * 2013-12-27 2016-10-04 Cavium, Inc. Apparatus and method for interrupt collecting and reporting status and delivery information
GB2528115B (en) * 2014-07-11 2021-05-19 Advanced Risc Mach Ltd Dynamic saving of registers in transactions
JP6075805B2 (ja) * 2015-01-21 2017-02-08 Ｎｅｃプラットフォームズ株式会社 反応速度向上装置、反応速度向上システム及び反応速度向上プログラム
JP2019096243A (ja) * 2017-11-28 2019-06-20 ルネサスエレクトロニクス株式会社 半導体装置及びその故障検出方法

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4156796A (en) * 1977-11-29 1979-05-29 International Business Machines Corporation Programmable data processing communications multiplexer
US4277648A (en) * 1978-12-20 1981-07-07 Glassman David M Telephone monitoring apparatus
US4481574A (en) * 1982-02-18 1984-11-06 Pinetree Systems, Inc. Programmable interface between remote terminals and a computer
US4513175A (en) * 1982-04-21 1985-04-23 Jayem Dialer Corp. Automatic calling systems for accessing communications networks
JPS59225695A (ja) * 1983-06-06 1984-12-18 Nec Corp 割込制御方式
US4878240A (en) * 1988-01-25 1989-10-31 Bell Communications Research, Inc. Multi-service telephone switching system
US5381552A (en) * 1993-04-26 1995-01-10 Ceridian Corporation Programmable system for prioritizing and collecting central processor unit interrupts
CA2137507A1 (en) * 1993-12-09 1995-06-10 Young W. Lee Interrupt controller for an integrated circuit
US5564060A (en) * 1994-05-31 1996-10-08 Advanced Micro Devices Interrupt handling mechanism to prevent spurious interrupts in a symmetrical multiprocessing system
US6446224B1 (en) * 1995-03-03 2002-09-03 Fujitsu Limited Method and apparatus for prioritizing and handling errors in a computer system
US5764996A (en) * 1995-11-27 1998-06-09 Digital Equipment Corporation Method and apparatus for optimizing PCI interrupt binding and associated latency in extended/bridged PCI busses
JPH10145447A (ja) * 1996-11-14 1998-05-29 Nec Eng Ltd 通信制御装置
US6298410B1 (en) * 1997-12-31 2001-10-02 Intel Corporation Apparatus and method for initiating hardware priority management by software controlled register access
US6081867A (en) * 1998-05-20 2000-06-27 Sony Corporation Software configurable technique for prioritizing interrupts in a microprocessor-based system
US6065088A (en) * 1998-08-31 2000-05-16 International Business Machines Corporation System and method for interrupt command queuing and ordering
US6185652B1 (en) * 1998-11-03 2001-02-06 International Business Machin Es Corporation Interrupt mechanism on NorthBay

Also Published As

Publication number Publication date
EP1221265B1 (de) 2009-10-07
US6553443B1 (en) 2003-04-22
EP1221265A1 (de) 2002-07-10
WO2001024548A1 (en) 2001-04-05
ATE445296T1 (de) 2009-10-15

Similar Documents

Publication Publication Date Title
DE60119224D1 (de) Speicherverwaltungseinheit für eine Vermittlungsstelle
BR9908354A (pt) Processo para monitorar chamadas de chegadas durante um modo operacional para um dispositivo de comunicação inteligente portátil, e, dispositivo de comunicação inteligente portátil
DE60119780D1 (de) System und verfahren für eine übertragungsratensteuerung
MY105323A (en) Communications interface adapter.
AU4015200A (en) Improving system performance in a data network through queue management based oningress rate monitoring
SE0203756D0 (sv) Anordning vid distribuerat styr- och övervakningssystem
WO2002054252A3 (de) Verfahren und kommunikationssystem zum datenaustausch zwischen teilnehmern eines bussystems
WO2003077120A3 (en) System and method of optimizing graphics processing
ATE554443T1 (de) Anweisungsgesteuerte datenverarbeitungseinrichtung und -verfahren
AU2001243628A1 (en) Real-time scheduling of virtual machines
EP1553501A4 (de) Chipkarte, datentransfereinrichtung, datentransferverfahren und datentransferverfahrensprogramm
WO2005018166A3 (en) Technique to coordinate servicing of multiple network interfaces.
BR0316726A (pt) Dispositivo para assinante com interface de usuário adaptável e método do mesmo
DE60043116D1 (de) Errupts in einem kommunikationssystem
HUP0302843A2 (hu) Eljárás és berendezés programmegszakítások átviteléhez periféria eszköztől gazda számítógép-rendszerhez
GB2362294B (en) Telecommunications network
SE9603962D0 (sv) Device and method for communication
GB0316422D0 (en) Communication system, communication unit and method of power saving therein
TWI256555B (en) An apparatus and a method of request priority queue arbitration
DE60028992D1 (de) Leistungssteuerungsverfahren für ein rechnersystem mit einer knotenpunktarchitektur
ATE437406T1 (de) Computersystem und verfahren zum einreihen von interrupt-nachrichten in warteschlangen in einer an einen parallelen kommunikationsbus angekoppelten einrichtung
WO2003091857A3 (en) Efficient packet processing pipeline device and method
JPS6316740A (ja) デ−タ伝送方式
KR20040009152A (ko) 화상통신용 단말기의 영상/음성 데이터 처리 회로
WO2003091824A3 (en) Methods and computer systems for providing or setting access of a user to resources in a computer system

Legal Events

Date Code Title Description
8364 No opposition during term of opposition