DE60032040D1 - Logische Schaltung - Google Patents

Logische Schaltung

Info

Publication number
DE60032040D1
DE60032040D1 DE60032040T DE60032040T DE60032040D1 DE 60032040 D1 DE60032040 D1 DE 60032040D1 DE 60032040 T DE60032040 T DE 60032040T DE 60032040 T DE60032040 T DE 60032040T DE 60032040 D1 DE60032040 D1 DE 60032040D1
Authority
DE
Germany
Prior art keywords
logical circuit
logical
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60032040T
Other languages
English (en)
Inventor
William Bryan Barnes
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
STMicroelectronics Ltd Great Britain
Original Assignee
SGS Thomson Microelectronics Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by SGS Thomson Microelectronics Ltd filed Critical SGS Thomson Microelectronics Ltd
Application granted granted Critical
Publication of DE60032040D1 publication Critical patent/DE60032040D1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/10—Decoders
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/08—Word line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, for word lines
DE60032040T 1999-02-12 2000-02-01 Logische Schaltung Expired - Lifetime DE60032040D1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
GBGB9903253.4A GB9903253D0 (en) 1999-02-12 1999-02-12 Logic circuit

Publications (1)

Publication Number Publication Date
DE60032040D1 true DE60032040D1 (de) 2007-01-11

Family

ID=10847682

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60032040T Expired - Lifetime DE60032040D1 (de) 1999-02-12 2000-02-01 Logische Schaltung

Country Status (4)

Country Link
US (1) US6366133B1 (de)
EP (1) EP1028432B1 (de)
DE (1) DE60032040D1 (de)
GB (1) GB9903253D0 (de)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6486715B2 (en) * 2001-04-02 2002-11-26 Sandisk Corporation System and method for achieving fast switching of analog voltages on large capacitive load
US8621413B1 (en) * 2010-03-12 2013-12-31 Calypto Design Systems, Inc. System, method, and computer program product for reducing a deactivation function utilizing an optimal reduction

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58101525A (ja) * 1981-12-14 1983-06-16 Fujitsu Ltd 論理回路
EP0101896B1 (de) * 1982-07-30 1988-05-18 Kabushiki Kaisha Toshiba MOS logische Schaltung
JPS6160013A (ja) * 1984-08-31 1986-03-27 Fujitsu Ltd 論理回路
JPS63228494A (ja) * 1987-03-18 1988-09-22 Fujitsu Ltd ダイナミツク型デコ−ダ回路
US4851716A (en) * 1988-06-09 1989-07-25 National Semiconductor Corporation Single plane dynamic decoder
JP3202601B2 (ja) * 1996-07-01 2001-08-27 日本電気株式会社 論理回路及び半導体集積回路配列
JP3119177B2 (ja) * 1996-10-24 2000-12-18 日本電気株式会社 半導体装置
US6023181A (en) * 1997-04-25 2000-02-08 Texas Instruments Incorporated High speed unitransition input buffer
TW344131B (en) * 1997-06-03 1998-11-01 Nat Science Council A 1.5V bootstrapped all-N-logic true-single-phase CMOS dynamic logic circuit suitable for low supply voltage and high speed pipelined
US5889416A (en) * 1997-10-27 1999-03-30 Cypress Semiconductor Corporation Symmetrical nand gates

Also Published As

Publication number Publication date
GB9903253D0 (en) 1999-04-07
US6366133B1 (en) 2002-04-02
EP1028432B1 (de) 2006-11-29
EP1028432A1 (de) 2000-08-16

Similar Documents

Publication Publication Date Title
DE69938585D1 (de) Integrierte schaltungsanordnung
NO2010019I2 (no) 6-per-deoksy-6-per-(2-karboksetyl)tio-y-cyklodextrin
DE60020451D1 (de) Komparatorschaltung
DE60003575D1 (de) Schaltschutz
DE69904590T2 (de) Reflektorschaltung
DE60007218D1 (de) Flipflop-Schaltung
DE60119476D1 (de) Segmentierte Schaltungsanordnung
DE69909375D1 (de) Integrierte Schaltungsanordnung
DE1100202T1 (de) Entschachtelungsschaltung
DE60030052D1 (de) CMOS-Schaltkreis
DE69912101D1 (de) Schaltungsanordnung
DE60043331D1 (de) Ausgangsschaltung
DE60028934D1 (de) Schaltungsanordnung
DE59913873D1 (de) Fuselatch-Schaltung
ID29998A (id) Sirkuit pengubah frekuensi sinkron
DE50008514D1 (de) Flipflop-schaltungsanordnung
DE60122192D1 (de) Schaltungsanordnung
DE60030637D1 (de) Empfängerschaltung
DE60028099D1 (de) Verbesserte Treiberschaltung
DE60112941D1 (de) Schaltungsanordnung
DE60127966D1 (de) Schaltungsanordnung
DE60040629D1 (de) Treiberschaltung
DE60004458D1 (de) Schaltungsanordnung
DE60017671D1 (de) Schaltungsanordnung
DE60117837D1 (de) Schaltungsanordnung

Legal Events

Date Code Title Description
8332 No legal effect for de